





ECONOMY HIGH-SPEED PWM CONTROLLER

FEATURES

- Peak Current Mode, Average Current Mode, or Voltage Mode (with Feed-Forward) Control Methods
- Practical Operation Up to 1 MHz
- 50-ns Propagation Delay to Output
- ±1.5-A Peak Totem Pole Outputs
- 9-V to 30-V Nominal Operational Voltage Range
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Programmable Maximum Duty Cycle Control
- Under-Voltage Lockout with Hysteresis
- Trimmed 5.1-V Reference with UVLO
- Same Functionality as UC3823 and UC3825

APPLICATIONS

- Off-Line and DC/DC Power Supplies
- Converters Using Voltage Mode, Peak Current Mode, or Average Current Mode Control Methods
- Single-Ended or Two-Switch Topology Designs

DESCRIPTION

The UC28023 and UC28025 are fixed-frequency PWM controllers optimized for high-frequency switched-mode power supply applications. The UC28023 is a single output PWM for single-ended topologies while the UC28025 offers dual alternating outputs for double-ended and full bridge topologies.

Targeted for cost effective solutions with minimal external components, UC2802x include an oscillator, a temperature compensated reference, a wide band width error amplifier, a high-speed current-sense comparator and high-current active-high totem-pole outputs to directly drive external MOSFETs.

Protection circuitry includes a current limit comparator with a 1-V threshold, a TTL compatible shutdown port, and a soft-start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An undervoltage lockout section with 800 mV of hysteresis assures low start-up current. During undervoltage lockout, the outputs are high impedance. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier.

Devices are available in the industrial temperature range of -40°C to 105°C. Package offerings are 16-pin SOICW (DW), or 16-pin PDIP (N) packages.

ORDERING INFORMATION

	OUTPUT	EXTERNAL CURRENT	PACKAGE	DEVICES
$T_{A} = T_{J}$	CONFIGURATION	LIMIT REFERENCE	PDIP-16 (N)	SOICW-16 (DW)
4000 1 40500	Single	Yes	UC28023N	UC28023DW
-40°C to 105°C	Dual Alternating	No	UC28025N	UC28025DW

⁽¹⁾ The DW package are also available taped and reeled. Add an R suffix to the device type (i.e., UC28023DWR (2,000 devices per reel).



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

	UC28023	UC28025	RATING	UNIT
Input voltage range,	V _C , V _C	V _C , V _C	30	V
Output current, I _{OUT(DC)}	OUT	OUTA, OUTB	±0.5	Α
Peak output current, pulsed 0.5 ms I _{OUT(pulsed)}	OUT	OUTA, OUTB	±2.0	Α
Capacitive load, C _{LOAD}			200	pF
	INV, NI, RAMP	INV, NI, RAM	-0.3 V to 7 V	
Analog inputs	SS, ILIM/SD	SS, ILIM/SD	V _{REF} + 0.3 V, -0.3 V	V
Output current, I _{REF}	VREF	VREF	10	
Output current, I _{CLOCK}	CLOCK	CLOCK	-5	
Soft-start sink current, I _{SINK_SS}	SS	SS	5	mA
Output current, I _{OUT(EA)}	EAOUT	EAOUT	20	
Oscillator charging current, I _{OSC_CHG}	RT	RT	-5	
Power Dissipation at T _A = 25°C (all packages)			1	W
Operating junction temperature range, T _J			-55 to 150	
Storage temperature, T _{stg}			-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds, $T_{\rm sol}$			300	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. All currents are positive into and negative out of the specified terminal.





ELECTRICAL CHARACTERISTICS

 T_A = -40°C to 105°C , T_J = $T_{A,}$ R_T = 3.65 $k\Omega,$ C_T = 1 nF, V_{CC} = 15 V (unless otherwise noted)

	PARAMETER			CONDITIONS	MIN	TYP	MAX	UNIT
REFERENC	CE							
V _{REF}	Reference voltage		T _J = 25°C,	I _{REF} = 1 mA	5.05	5.10	5.15	V
	Line regulation voltage		10 V ≤ V _{CC} ≤ 30	V		2	15	
	Load regulation voltage		1 mA ≤ I _{REF} ≤ 10		5	15	mV	
	Temperature stability ⁽¹⁾		$T_{(min)} < T_A < T_{(min)}$	nax)		0.2	0.4	mV/°C
	Total output voltage variation()	Line, load, temp	erature	4.95		5.25	V
	Output noise voltage ⁽¹⁾		10 Hz < f < 10 k	Hz		50		μV
	Long term stability voltage ⁽¹⁾		T _J = 125°C,	1000 hours		5	25	mV
I _{SS}	Short circuit current		V _{REF} = 0 V		-20	-50	-100	mA
OSCILLATO	OR		•		•			
fosc	Initial accuracy ⁽¹⁾		T _J = 25°C		360	400	440	kHz
	Voltage stability ⁽¹⁾		10 V ≤ V _{CC} ≤ 30	V		0.2%	2.0%	
	Temperature stability ⁽¹⁾		$T_{(min)} < T_A < T_{(min)}$	nax)		5%		
	Total voltage variation ⁽¹⁾		Line, temperatur	,	340		460	kHz
V _{CLOCK_H}	High-level clock output voltage)			3.9	4.5		
V _{CLOCK_L}	Low-level clock output voltage)				2.3	2.9	
V _{RAMP(p)}	Ramp peak voltage ⁽¹⁾				2.6	2.8	3.0	V
V _{RAMP(v)}	Ramp valley voltage ⁽¹⁾				0.70	1.00	1.25	
V _{RAMP(v-p)}	Ramp vally-to-peak voltage ⁽¹⁾				1.6	1.8	2.0	
ERROR AN	/IPLIFIER		•		<u> </u>			1
V _{IN}	Input offset voltage						15	mV
I _{BIAS}	Input bias current					0.6	3.0	_
I _{IN}	Input offset current					0.1	1.0	μΑ
A _{VOL}	Open loop gain		1 V ≤ V _{OUT} ≤ 4 \	V	60	95		
CMRR	Common mode rejection ratio		1.5 V ≤ V _{CM} ≤ 5.	.5 V	75	95		dB
PSRR	Power supply rejection ratio		10 V ≤ V _{CC} ≤ 30	V	85	110		
I _{OUT(sink)}	Output sink current		V _(EAOUT) = 1 V		1.0	2.5		
IOUT(src)	Output source current		V _(EAOUT) = 4 V		-0.5	-1.3		mA
V _{OH}	High-level output voltage		I _(EAOUT) = -0.5	mA	4.0	4.7	5.0	
V_{OL}	Low-level output voltage		I _(EAOUT) = 1 mA		0	0.5	1.0	V
	Unity gain bandwidth ⁽¹⁾				3.0	5.5		MHz
	Slew rate ⁽¹⁾				6	12		V/μs
PWM COM	PARATOR		•					
I _{BIAS}	RAMP bias current		V _{RAMP} = 0 V			-1	-5	μΑ
		UC28023			80%	90%		
	Maximum duty cycle UC28025		(2)		40%	45%		
		UC28023					0%	
	Minimum duty cycle	UC28025					0%	
	EAOUT zero DC threshold		V _{RAMP} = 0 V		1.10	1.25	1.40	V
t _{DELAY}	Delay to output time ⁽¹⁾					50	100	ns



⁽¹⁾ Ensured by design. Not production tested.
(2) Tested as 80% minimum for the oscillator which is the equivalent of 40% for UC28025.

ELECTRICAL CHARACTERISTICS

 T_A = $-40^{\circ}C$ to $105^{\circ}C$, T_J = $T_{A,}$ R_T = 3.65 kΩ, C_T = 1 nF, V_{CC} = 15 V (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT-ST	ART						
I _{CHG}	Charge current		V _{SS} = 0.5 V	3	9	20	μΑ
I _{DISCHG}	Discharge current		V _{SS} = 1.0 V	1.0	7.5		mA
CURREN	T LIMIT/SHUTDOWN						
I _{LIMIT}	Current limit bias current		0 V < V _(ILIM/SD) < 4 V			±10	μΑ
ILIMIT	Offset voltage	UC28023	, ,			15	mV
I _{LIMREF}	Common mode range ⁽¹⁾	UC28023		1.00		1.25	
	Current limit threshold voltage	UC28025		0.9	1.0	1.1	V
	Shutdown threshold voltage			1.25	1.40	1.55	
t _{DELAY}	Delay to output time ⁽¹⁾				50	80	ns
OUTPUT							
			I _{OUT} = 20 mA		0.25	0.40	
V_{OL}	Low-level output voltage		I _{OUT} = 200 mA		1.2	2.2	
.,			I _{OUT} = -20 mA	13.0	13.5		V
V_{OH}	High-level output voltage		I _{OUT} = -200 mA	12	13		
	Collector leakage		V _C = 30 V	100	500		μΑ
	Rise time / Fall time ⁽¹⁾		C _{LOAD} = 1 nF	30	60		ns
UNDERV	OLTAGE LOCKOUT (UVLO)						
	Start threshold voltage			8.8	9.2	9.6	
	Hysteresis			0.4	0.8	1.2	V
SUPPLY	CURRENT						
	Start-up current		V _{CC} = 8 V		1.1	2.0	
Icc	Operating current		V _{INV} = V _{RAMP} = V _{ILIM} = 0 V V _{INV} = 1 V		25	35	mA

⁽¹⁾ Ensured by design. Not production tested.


THERMAL RESISTANCE

PACKAGE	θ _{JA} (°C/W)	θ _{JC} (°C/W)
N(2)	90(2)	45
DW ⁽²⁾	50-100 ⁽²⁾	27

 $^{^{(2)}}$ Specified θ_{JA} (junction-to-ambient) is for devices mountied to 5-square-inch FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5-square-inch aluminum PC board. Test PWB is 0.062 inches thick and typically uses 0.635 mm trace width for power packages and 1.3 mm trace widths for non-power packages with a 100x100 mil probe land area at the end of each trace.



FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

	TERM	IINAL		
NAME	UC28023	UC28025	I/O	DESCRIPTION
CLOCK	4	4	0	Output of the internal oscillator
СТ	6	6	-1	Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should be connected to the device ground using minimal trace length.
EAOUT	3	3	0	Output of the error amplifier for compensation
GND	10	10	-	Analog ground return pin.
ILIM/SD	9	9	- 1	Input to the current limit comparator and the shutdown comparator.
ILIMREF	11	-	I	Pin to set the current limit threshold externally.
INV	1	1	I	Inverting input to the error amplifier
NI	2	2	I	Non-inverting input to the error amplifier
OUT	14	-	0	High current totem pole output of the on-chip drive stage.
OUTA	-	11	0	High current totem pole output A of the on-chip drive stage.
OUTB	-	14	0	High current totem pole output B of the on-chip drive stage.
PGND	12	12	-	Ground return pin for the output driver stage
RAMP	7	7	ı	Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode operation this serves as the input voltage feed-forward function by using the CT ramp. In peak current mode operation, this serves as the slope compensation input.
RT	5	5	I	Timing resistor connection pin for oscillator frequency programming
SS	8	8	- 1	Soft-start input pin which also doubles as the maximum duty cycle clamp.
VC	13	13	-	Power supply pin for the output stage. This pin should be bypassed with a 0.1 - μF monolithic ceramic low ESL capacitor with minimal trace lengths.
VCC	15	15	-	Power supply pin for the device. This pin should be bypassed with a 0.1- μ F monolithic ceramic low ESL capacitor with minimal trace lengths
VREF	16	16	0	5.1-V reference. For stability, the reference should be bypassed with a 0.1- μ F monolithic ceramic low ESL capacitor and minimal trace length to the ground plane.






Figure 1. Typical Application: 1.5 MHz, 48-V to 5-V DC/DC Push-Pull Converter Using UC28025



PCB LAYOUT CONSIDERATIONS

High speed circuits demand careful attention to layout and component placement. To assure proper performance of the UC2802x follow these rules:

- 1. Use a ground plane.
- 2. Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1-A Schottky diode at the output pin serves this purpose.
- 3. Bypass VCC, VC, and VREF. Use $0.1-\mu F$ monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1-cm of total lead length for each capacitor between the bypassed pin and the ground plane.
- 4. Treat the timing capacitor, C_T, as a bypass capacitor.

ERROR AMPLIFIER

Figure 2 shows a simplified schematic of the UC2802x error amplifier and Figures 3 and 4 show its characteristics.




Figure 2. Simplified Error Amplifier Schematic

TEXAS
INSTRUMENTS
www.ti.com

UDG-03049




Figure 3. Open Loop Frequency Response




Figure 4. Unity Gain Slew Rate

CONTROL METHODS





Figure 5. Voltage Mode Control



* A small filter may be required to supress switch noise.

UDG-03050

Figure 6. Peak Current Mode Control



UDG-03050

DEAD TIME


TIMING CAPACITANCE

APPLICATION INFORMATION

10.0

3 $k\Omega \le R_T \le 100 k\Omega$


OSCILLATOR




4.70
2.20
2.20
0.47
0.47
0.22
0.10
0.047
0.47
1.0
2.2
4.7
10.0
22.0
47
100
C_T - Timing Capacitance - nF

Figure 8.

Figure 7. Oscillator Circuit





TEXAS INSTRUMENTS www.ti.com

SYNCHRONIZATION

Figure 11 shows a generalized synchronization. Figure 12 shows a synchronozed operation of two units in close proximity.




Figure 11. Generalized Synchronization





Figure 12. Synchronization of Two Units In Close Proximity



FEEDFORWARD CIRCUIT




UDG-03050

Figure 13. Feedforward Technique for Off-Line Voltage-Mode Applications

CONSTANT VOLT-SECOND CLAMP CIRCUIT

The circuit for the UC28023 shown in Figure 14 describes achievement a constant volt-second product clamp over varying input voltages. The ramp generator components, R_T and C_R are chosen so that the ramp at Pin 9 (ILIM/SD) crosses the 1-V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional inverter block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.



UDG-03050

Figure 14. Achieving Constant Volt-Second Product Clamp with the UC28023



The circuit for the UC28025 shown in Figure 15 describes achievement a constant volt-second product clamp over varying input voltages. The ramp generator components, R_T and C_R are chosen so that the ramp at Pin 9 (ILIM/SD) crosses the 1-V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional inverter block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.




Figure 15. Achieving Constant Volt-Second Product Clamp with the UC28025



OUTPUTS

UC28023 has one output and UC28025 has dual alternating outputs.







Figure 16. Simplified Schematic









Open Loop Laboratory Test Fixture

The following test fixture is useful for exercising many of the UC28025's functions and measuring their specifications. As with any wideband circuit, careful ground and by-pass procedures should be followed. The use of a ground plane is highly recommended.




Figure 20. Laboratory Test Fixture

References

- 1. 1.5-MHz Current Mode IC Controlled 50-Watt Power Supply, Texas Instruments Application Note Literature No. SLUA053.
- 2. The UC3823A,B and UC3825A,B Enhanced Generation of PWM Controllers, Texas Instruments Application Note Literature No. SLUA125.



PACKAGE OPTION ADDENDUM



i.com 5-Feb-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
UC28023DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28023DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28023DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28023DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28023N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UC28023NG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UC28025DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28025DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28025DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28025DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC28025N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
UC28025NG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

5-Feb-2007

In no event shall TI's liability arising out of s to Customer on an annual basis.	such information exceed the	e total purchase price of the	TI part(s) at issue in this	document sold by T



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Ī	UC28023DWR	SOIC	DW	16	2000	330.0	16.4	10.85	10.8	2.7	12.0	16.0	Q1
ĺ	UC28025DWR	SOIC	DW	16	2000	330.0	16.4	10.85	10.8	2.7	12.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC28023DWR	SOIC	DW	16	2000	346.0	346.0	33.0
UC28025DWR	SOIC	DW	16	2000	346.0	346.0	33.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated