High Performance Current Mode Controllers


The UC3844, UC3845 series are high performance fixed frequency current mode controllers. They are specifically designed for Off–Line and DC–to–DC converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle–by–cycle current limiting, a latch for single pulse metering, and a flip–flop which blanks the output off every other oscillator cycle, allowing output dead times to be programmed for 50% to 70%.

These devices are available in an 8-pin dual-in-line plastic package as well as the 14-pin plastic surface mount (SOIC-14). The SOIC-14 package has separate power and ground pins for the totem pole output stage.

The UCX844 has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off-line converters. The UCX845 is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).


- Current Mode Operation to 500 kHz Output Switching Frequency
- Output Deadtime Adjustable from 50% to 70%
- Automatic Feed Forward Compensation
- Latching PWM for Cycle–By–Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Input Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- Direct Interface with ON Semiconductor SENSEFETTM Products
- Pb-Free Packages are Available







ON Semiconductor®

http://onsemi.com



PIN CONNECTIONS





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 15 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	$(I_{CC} + I_Z)$	30	mA
Output Current, Source or Sink (Note 1)	ا ₀	1.0	А
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense and Voltage Feedback Inputs	V _{in}	- 0.3 to + 5.5	V
Error Amp Output Sink Current	ا _O	10	mA
Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, Case 751A Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance Junction–to–Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance Junction–to–Air	Ρ _D R _{θJA} Ρ _D R _{θJA}	862 145 1.25 100	mW °C/W ₩ °C/W
Operating Junction Temperature	Т _Ј	+ 150	°C
Operating Ambient Temperature UC3844, UC3845 UC2844, UC2845	T _A	0 to + 70 – 25 to + 85	°C
Storage Temperature Range	T _{stg}	– 65 to + 150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Maximum Package power dissipation limits must be observed.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 15 V, (Note 2), R_T = 10 k, C_T = 3.3 nF, T_A = T_{low} to T_{high} (Note 3), unless otherwise noted.)

	UC284X				UC384X			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION			•	•				
Reference Output Voltage (I _O = 1.0 mA, T _J = 25°C)	V _{ref}	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation (V_{CC} = 12 V to 25 V)	Reg _{line}	-	2.0	20	_	2.0	20	mV
Load Regulation ($I_0 = 1.0 \text{ mA to } 20 \text{ mA}$)	Reg _{load}	-	3.0	25	-	3.0	25	mV
Temperature Stability	Τ _S	-	0.2	-	_	0.2	_	mV/°C
Total Output Variation over Line, Load, Temperature	V _{ref}	4.9	-	5.1	4.82	-	5.18	V
Output Noise Voltage (f = 10 Hz to kHz, $T_J = 25^{\circ}C$)	V _n	-	50	-	-	50	-	μV
Long Term Stability ($T_A = 125^{\circ}C$ for 1000 Hours)	S	-	5.0	-	-	5.0	-	mV
Output Short Circuit Current	I _{SC}	- 30	- 85	- 180	- 30	- 85	- 180	mA
OSCILLATOR SECTION					-	-	-	-
Frequency $T_J = 25^{\circ}C$ $T_A = T_{low}$ to T_{high}	f _{osc}	47 46	52 -	57 60	47 46	52 -	57 60	kHz
Frequency Change with Voltage (V _{CC} = 12 V to 25 V)	$\Delta f_{\text{OSC}} \Delta_{V}$	-	0.2	1.0	-	0.2	1.0	%
Frequency Change with Temperature $T_A = T_{low}$ to T_{high}	$\Delta f_{\text{OSC}} \Delta_{\text{T}}$	-	5.0	-	-	5.0	-	%
Oscillator Voltage Swing (Peak-to-Peak)	V _{osc}	-	1.6	-	-	1.6	-	V
Discharge Current (V_{osc} = 2.0 V, T_J = 25°C)	I _{dischg}	-	10.8	-	-	10.8	-	mA
ERROR AMPLIFIER SECTION								
Voltage Feedback Input ($V_0 = 2.5 V$)	V _{FB}	2.45	2.5	2.55	2.42	2.5	2.58	V
Input Bias Current (V _{FB} = 2.7 V)	I _{IB}	-	-0.1	-1.0	-	-0.1	-2.0	μA

ELECTRICAL CHARACTERISTICS

(V_{CC} = 15 V, (Note 4), R_T = 10 k, C_T = 3.3 nF, T_A = T_{low} to T_{high} (Note 5), unless otherwise noted.)


		UC284X			UC384X			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Uni
ERROR AMPLIFIER SECTION (continued)			-	-	-			
Open Loop Voltage Gain (V _O = 2.0 V to 4.0 V)	A _{VOL}	65	90	-	65	90	-	dB
Unity Gain Bandwidth ($T_J = 25^{\circ}C$)	BW	0.7	1.0	_	0.7	1.0	-	MH
Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V)	PSRR	60	70	_	60	70	-	dB
Output Current								mA
Sink ($V_0 = 1.1 V$, $V_{FB} = 2.7 V$)	I _{Sink}	2.0	12	-	2.0	12	-	
Source ($V_0 = 5.0 \text{ V}, V_{FB} = 2.3 \text{ V}$)	I _{Source}	-0.5	-1.0	-	-0.5	-1.0	-	
Output Voltage Swing		5.0	6.0		5.0	6.0		V
High State ($R_L = 15 \text{ k}$ to ground, $V_{FB} = 2.3 \text{ V}$) Low State ($R_L = 15 \text{ k}$ to V_{ref} , $V_{FB} = 2.7 \text{ V}$)	V _{OH}	5.0 _	6.2 0.8	- 1.1	5.0 _	6.2 0.8	- 1.1	
	V _{OL}							
		0.05		0.45	0.05		0.45	1/0
Current Sense Input Voltage Gain (Notes 6 & 7)	Av	2.85	3.0	3.15	2.85	3.0	3.15	
Maximum Current Sense Input Threshold (Note 6)	V _{th}	0.9	1.0	1.1	0.9	1.0	1.1	-
Power Supply Rejection Ratio $V_{CC} = 12 V \text{ to } 25 V \text{ (Note 6)}$	PSRR	_	70	_	_	70	_	dB
Input Bias Current	I _{IB}	_	-2.0	-10	_	-2.0	-10	μA
Propagation Delay (Current Sense Input to Output)	t _{PLH(IN/OUT)}	_	150	300	_	150	300	ns
DUTPUT SECTION	PLH(IN/OUT)		100	000		100	000	113
						I	I	V
Output Voltage Low State (I _{Sink} = 20 mA)	V _{OL}	_	0.1	0.4	_	0.1	0.4	v
$(I_{\text{Sink}} = 200 \text{ mA})$	VOL	_	1.6	2.2	-	1.6	2.2	
High State (I _{Sink} = 20 mA)	V _{OH}	12	13.5	-	13	13.5	-	
(I _{Sink} = 200 mA)	on	12	13.4	-	12	13.4	-	
Output Voltage with UVLO Activated	V _{OL(UVLO)}		0.4			0.4		V
$V_{CC} = 6.0 \text{ V}, \text{ I}_{Sink} = 1.0 \text{ mA}$		-	0.1	1.1	-	0.1	1.1	
Output Voltage Rise Time ($C_L = 1.0 \text{ nF}, T_J = 25^{\circ}C$)	t _r	-	50	150	-	50	150	ns
Output Voltage Fall Time (C _L = 1.0 nF, $T_J = 25^{\circ}C$)	t _f	-	50	150	-	50	150	ns
JNDERVOLTAGE LOCKOUT SECTION			T		T	-	1	1
Startup Threshold	V _{th}	45	40	47	445	40	475	V
UCX844 UCX845		15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	
Minimum Operating Voltage After Turn-On	Vac(ata)		0	0.0		011	0.0	V
UCX844	V _{CC(min)}	9.0	10	11	8.5	10	11.5	v
UCX845		7.0	7.6	8.2	7.0	7.6	8.2	
PWM SECTION								
Duty Cycle								%
Maximum	DC _{max}	46	48	50	47	48	50	1
Minimum	DC _{min}	-	-	0	-	-	0	
TOTAL DEVICE								
Power Supply Current (Note 4)	I _{CC}							m/
Startup:			a –			. –		
(V _{CC} = 6.5 V for UCX845A, 14 V for UCX844) Operating		-	0.5 12	1.0 17	_	0.5 12	1.0 17	
, , , ę	V	20			20			V
Power Supply Zener Voltage (I _{CC} = 25 mA)	VZ	30	36	-	30	36	-	V

 $T_{low} = 0^{\circ}C \text{ for } UC3844, UC3845 \\ -25^{\circ}C \text{ for } UC2844, UC2845$

 $\tilde{T}_{high} = +70^{\circ}C$ for UC3844, UC3845 +85°C for UC2844, UC2845


6. This parameter is measured at the latch trip point with $V_{FB} = 0$ V. 7. Comparator gain is defined as: $A_V = \frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Output Compensation}}$


 ΔV Current Sense Input



Phase versus Frequency

Figure 7. Current Sense Input Threshold versus Error Amp Output Voltage





PIN FUNCTION DESCRIPTION

Pin				
8–Pin	14–Pin	Function	Description	
1	1	Compensation	This pin is Error Amplifier output and is made available for loop compensation.	
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching pover supply output through a resistor divider.	
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this infor- mation to terminate the output switch conduction.	
4	7	R _T /C _T	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 1.0 MHz is possible.	
5	-	GND	This pin is combined control circuitry and power ground (8-pin package only).	
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency.	
7	12	V _{CC}	This pin is the positive supply of the control IC.	
8	14	V _{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .	
-	8	Power Ground	This pin is a separate power ground return (14–pin package only) that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.	
-	11	V _C	The Output high state (V_{OH}) is set by the voltage applied to this pin (14–pin package only). With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.	
-	9	GND	This pin is the control circuitry ground return (14–pin package only) and is connected to back to the power source ground.	
-	2,4,6,13	NC	No connection (14-pin package only). These pins are not internally connected.	

OPERATING DESCRIPTION

The UC3844, UC3845 series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off–Line and DC–to–DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 16.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged from the 5.0 V reference through resistor R_T to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of C_T, the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. An internal flip-flop has been incorporated in the UCX844/5 which blanks the output off every other clock cycle by holding one of the inputs of the NOR gate high. This in combination with the C_T discharge period yields output deadtimes programmable from 50% to 70%. Figure 2 shows R_T versus Oscillator Frequency and Figure 3, Output Deadtime versus Frequency, both for given values of C_T. Note that many values of R_T and C_T will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency.

In many noise sensitive applications it may be desirable to frequency–lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 18. For reliable locking, the free–running oscillator frequency should be set about 10% less than the clock frequency. A method for multi unit synchronization is shown in Figure 19. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved to realize output deadtimes of greater than 70%.

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 6). The noninverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0 \ \mu$ A which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provide for external loop compensation (Figure 29). The output voltage is offset by two diode drops (≈ 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state (V_{OL}).

This occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figures 21, 22). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$R_{f(min)} \approx \frac{3.0 (1.0 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The UC3844, UC3845 operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin1). Thus the error signal controls the inductor current on a cycle-by-cycle basis. The current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:


$$I_{pk} = \frac{V_{(Pin 1)} - 1.4 V}{3 R_{S}}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{1.0 \text{ V}}{\text{R}_{\text{S}}}$$


When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 20. The two external diodes are used to compensate the internal diodes yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability; refer to Figure 24.



Pin numbers in parenthesis are for the D suffix SOIC-14 package.

Figure 16. Representative Block Diagram





Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC} and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX844, and 8.4 V/7.6 V for the UCX845. The $V_{ref}\,$ comparator upper and lower thresholds are 3.6 V/3/4 V. The large hysteresis and low startup current of the UCX844 makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques later required (Figure 30). The UCX845 is intended for lower voltage DC-to-DC converter applications. A 36 V zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the UCX844 is 11 V and 8.2 V for the UCX845.

Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever and undervoltage lockout is active. This characteristic eliminates the need for an external pull–down resistor.

The SOIC-14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the


designer added flexibility in tailoring the drive voltage independent of $V_{CC.}$ A zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater the 20 V. Figure 23 shows proper power and control ground connections in a current sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to \pm 1.0% tolerance at T_J = 25°C on the UC284X, and \pm 2.0% on the UC384X. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulsewidth jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 µF) connected directly to V_{CC}, V_C, and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise generating components.



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of CT to go more than 300 mV below ground.






Figure 19. External Duty Cycle Clamp and Multi–Unit Synchronization








Figure 20. Adjustable Reduction of Clamp Level
















Figure 24. Current Waveform Spike Suppression




Series gate resistor R_q will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

Figure 25. MOSFET Parasitic Oscillations



The totem-pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C1.



R

R

Æ 1.0mA

FA

Bias

OSC

2R

B

5(9) þ






Figure 27. Isolated MOSFET Drive



Error Amp compensation circuit for stabilizing any current-mode topology except for boost and flyback converters operating with continuous inductor current.

The MCR101 SCR must be selected for a holding of less than 0.5 mA at $T_A({\rm min})$. The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 28. Latched Shutdown







Figure 29. Error Amplifier Compensation






T1 - Primary: 45 Turns # 26 AWG Secondary ± 12 V: 9 Turns # 30 AWG (2 strands) Bifiliar Wound Secondary 5.0 V: 4 Turns (six strands) #26 Hexfiliar Wound Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifiliar Wound Core: Ferroxcube EC35-3C8 Bobbin: Ferroxcube EC35PCB1 Gap = 0.01" for a primary inductance of 1.0 mH

Test		Conditions	Results
Line Regulation:	5.0 V ± 12 V	V _{in} = 95 VAC to 130 VAC	$\label{eq:delta} \begin{array}{l} \Delta = 50 \text{ mV or } \pm 0.5\% \\ \Delta = 24 \text{ mV or } \pm 0.1\% \end{array}$
Load Regulation:	5.0 V ± 12 V	V_{in} = 115 VAC, I_{out} = 1.0 A to 4.0 A V_{in} = 115 VAC, I_{out} = 100 mA to 300 mA	$\Delta = 300 \text{ mV or } \pm 3.0\%$ $\Delta = 60 \text{ mV or } \pm 0.25\%$
Output Ripple:	5.0 V ± 12 V	V _{in} = 115 VAC	40 mV _{pp} 80 mV _{pp}
Efficiency		V _{in} = 115 VAC	70%


All outputs are at nominal load currents, unless otherwise noted.


L1 - 15 μH at 5.0 A, Coilcraft Z7156.

L2, L3 - 25 µH at 1.0 A, Coilcraft Z7157.




The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The converter's output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.






The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.



ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping [†]
UC3844D		SOIC-14	55 Units/Rail
UC3844DG		SOIC-14 (Pb-Free)	55 Units/Rail
UC3844DR2		SOIC-14	2500 Tape & Reel
UC3844DR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC3844N		PDIP-8	50 Units/Rail
UC3844NG	$T_A = 0^\circ$ to +70°C	PDIP–8 (Pb–Free)	50 Units/Rail
UC3845D		SOIC-14	55 Units/Rail
UC3845DR2		SOIC-14	2500 Tape & Reel
UC3845DR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC3845N		PDIP-8	50 Units/Rail
UC3845NG		PDIP–8 (Pb–Free)	50 Units/Rail
UC2844D		SOIC-14	55 Units/Rail
UC2844DG		SOIC-14 (Pb-Free)	55 Units/Rail
UC2844DR2		SOIC-14	2500 Tape & Reel
UC2844DR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC2844N		PDIP-8	50 Units/Rail
UC2844NG	T _A = −25° to +85°C	PDIP–8 (Pb–Free)	50 Units/Rail
UC2845D	$T_A = -23 \ 10 + 63 \ C$	SOIC-14	55 Units/Rail
UC2845DG		SOIC-14 (Pb-Free)	55 Units/Rail
UC2845DR2		SOIC-14	2500 Tape & Reel
UC2845DR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC2845N		PDIP-8	50 Units/Rail
UC2845NG		PDIP–8 (Pb–Free)	50 Units/Rail


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



MARKING DIAGRAMS

PACKAGE DIMENSIONS

PDIP-8 **N SUFFIX** CASE 626-05 ISSUE L




NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIN	MILLIMETERS		HES
DIN	MIN	MAX	MIN	MAX
Α	9.40	10.16	0.370	0.400
В	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100 BSC	
н	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62	BSC	0.300	BSC
Μ		10°		10°
Ν	0.76	1.01	0.030	0.040

PACKAGE DIMENSIONS


SOIC-8 **D1 SUFFIX** CASE 751-07 **ISSUE AD**



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DEO SIDE
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07
- STANDARD IS 751-07.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.05	0 BSC
н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
Κ	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
Ν	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC-14 D SUFFIX CASE 751A-03 ISSUE G



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
ĸ	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

SENSEFET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.