UC3178

Full Bridge Power Amplifier

FEATURES

• Precision Current Control

INTEGRATED

UNITRODE

CIRCUITS


- ±450mA Load Current
- 1.2V Typical Total Vsat at 450mA
- Programmable Over-Current
 Control
- Range Control for 4:1 Gain Change
- Compensation Adjust Pin for Range Bandwidth Control
- Inhibit Input and UVLO
- 3V to 15V Operation
- 12mA Quiescent Supply Current

DESCRIPTION

The UC3178 full-bridge power amplifier, rated for continuous output current of 0.45 Amperes, is intended for use in demanding servo applications. This device includes a precision current sense amplifier that senses load current with a single resistor in series with the load. The UC3178 is optimized to consume a minimum of supply current, and is designed to operate in both 5V and 12V systems. The power output stages have a low saturation voltage and are protected with current limiting and thermal shutdown. When inhibited, the device will draw less than 1.5mA of total supply current.

Auxiliary functions on this device include a load current sensing and rectification function that can be configured with the device's over-current comparator to provide tight control on the maximum commanded load current. The closed loop transconductance of the configured power amplifier can be switched between a high and low range with a single logic input. The 4:1 change in gain can be used to extend the dynamic range of the servo loop. Bandwidth variations that would otherwise result with the gain change can be controlled with a compensation adjust pin.

This device is packaged a power PLCC, "QP" package which maintains a standard 28-pin outline, but with 7 pins along one edge directly tied to the die substrate for improved thermal performance.



BLOCK DIAGRAM

UDG-92010

ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage, (VIN(+), Vc(+))
O/C Sense, Logic Inputs, and REF Input
Maximum forced voltage
Maximum forced current ±10mA
A & B Amplifier Inputs
O/C Indicate Open Collector Output Voltage
A and B Output Currents(continuous)
Source Internally Limited
Sink 0.6A
Output Diode Current (pulsed)* 0.5A
O/C Ind Output Current(continuous) 20mA
Operating Junction Temperature
Storage Temperature

*Notes: Unless otherwise indicated, voltages are referenced to ground and currents are positive into, negative out of, the specified terminals, "Pulsed" is defined as a less than 10% duty cycle pulse with a maximum duration of 500µs.

THERMAL DATA

QP package: (see packaging section of UICC data book for more details on thermal performance)

Thermal Resistance Junction to Leads, $\theta j l \dots 15^{\circ}C/W$ Thermal Resistance Junction to Ambient, $\theta j a \dots 30-40^{\circ}C/W$

Note: The above numbers for θ *j* are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The θ *j* a numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above numbers assume no ambient airflow.

CONNECTION DIAGRAM

QP Package FUNCTION PIN Inhibit 1 O/C Force 2 O/C Sense 3 Range 4 C/S(+) 5 Comp Adj 6 O/C Ind 7 AIN(-) 9 VC(+) Supply 10 A Output 11 Pwr Gnd 13 Pwr Gnd 13 Pwr Gnd 15 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 13 Pwr Gnd 14 Pwr Gnd 15 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 18 B Output 19 Vin(+) 20 Bin(-) 21 Bin(+) 22 REF Input 23 C/S Out 25 IDIF Out 26 IDIF REF 27	PLCC - 28 (Top View)	PACKAGE PIN FUNCTION		
Inhibit 1 O/C Force 2 O/C Sense 3 Range 4 C/S(+) 5 Comp Adj 6 O/C Ind 7 AiN(+) 8 AiN(-) 9 VC(+) Supply 10 A Output 11 Pwr Gnd 13 Pwr Gnd 14 Pwr Gnd 15 Pwr Gnd 16 Pwr Gnd 13 Pwr Gnd 16 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 18 B Output 19 Vin(+) 20 Bin(-) 21 Bin(+) 22 REF Input 23 C/S Out 25 IDIF Out 26 IDIF REF 27		FUNCTION PIN		
0/C Sense 3 Range 4 C/S(+) 5 Comp Adj 6 0/C Ind 7 AiN(+) 8 16 24) 7 23) 8 22) 9 21) 10 20) 11 19) 12 13 14 15 15 00 16 24) 7 23) 8 22) 9 21) 9 21) Pwr Gnd 13 Pwr Gnd 14 Pwr Gnd 15 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 18 B Output 19 Vin(+) 20 Bin(-) 21 Bin(+) 22 REF Input 23 C/S Out 25 IDIF Out 26 IDIF REF 27	C	Inhibit	1	
A 3 2 1 282726 4 3 2 1 282726 5 25) 6 24) 7 23) 8 22) 9 21) 9 21) 10 20) 11 1 15 16 17 18 12 13 14 15 16 17 18 Pwr Gnd 12 13 14 15 16 17 18 Pwr Gnd 11 0 20) 11 1 19 12 13 14 15 16 17 18		O/C Force		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		O/C Sense		
Comp Adj 6 0/C Ind 7 1 25 1 1 <t< th=""><th></th><th>Range</th><th>4</th></t<>		Range	4	
0/C ind 7 4 3 2 1 282726 7 5 25 6 24 7 23 8 22 9 21 9 21 10 20 11 19 12 13 14 15 16 17 18 18 Pwr Gnd 13 Pwr Gnd 15 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 18 B Output 19 VIN(+) 20 Bin(-) 21 Bin(-) 21 Bin(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27		C/S(+)		
4 3 2 1 28 27 26 5 25 25 6 24 7 23 9 10 A Output 11 11 Pwr Gnd 12 13 14 15 16 17 16 17 16 17 23 9 21 Pwr Gnd 13 12 Pwr Gnd 13 14 15 16 17 18 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 16 17 17 16 17 17 16 17 16 17 17 16 17 17 16 17 16 17 16 17 16 16 17 16 17 16 17 16 17 16 16 16 16 16 16 16 16 16 16 16 16		Comp Adj	6	
5 25 6 24 7 23 8 22 9 21 10 20 11 19 12 13 14 15 15 16 16 24 7 23 8 22 Pwr Gnd 12 9 21 Pwr Gnd 13 Pwr Gnd 14 Pwr Gnd 16 Pwr Gnd 16 Pwr Gnd 17 Pwr Gnd 18 B Output 19 VIN(+) 20 BIN(-) 21 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27		O/C Ind		
15 23 16 24 17 23 18 22 19 21 10 20 11 19 12 13 14 15 15 16 16 24 9 21 9 21 9 11 10 20 9 14 15 15 16 7 17 Pwr Gnd 18 9 19 14 15 15 16 17 18 9 9 16 17 9 9 16 9 17 9 9 13 14 15 15 9 16 9 17 9 18 9 19 10 19 10 10	4 3 2 1 28 27 26	Ain(+)		
6 24 7 23 8 22 9 21 9 21 10 20 11 19 12 13 14 15 15 16 16 17 17 18 18 20 11 19 12 13 14 15 15 16 16 17 Pwr Gnd 16 Pwr Gnd 18 B Output 19 VIN(+) 20 BIN(-) 21 BIN(+) 22 REF Input 23 C/S Out 25 IDIF Out 26 IDIF REF 27	25	AIN(-)	9	
7 23) A Output 11 8 22) Pwr Gnd 12 9 21) Pwr Gnd 13 10 20) Pwr Gnd 15 11 19) Pwr Gnd 16 12 13 14 15 16 11 19) Pwr Gnd 16 12 13 14 15 16 14 15 16 17 18 15 Pwr Gnd 16 17 Pwr Gnd 18 18 19 Vin(+) 20 20 19 Vin(+) 20 19 19 Vin(+) 20 21 19 Vin(+) 20 22 10 Bin(-) 21 10 10 Bin(+) 22 10 10 C/S Out 25 10 10 IDIF Out 26 10 10			10	
8 22 9 21 10 20 11 19 12 13 14 15 10 20 11 19 12 13 14 15 15 16 16 17 17 Pwr Gnd 18 B 19 Vin(+) 20 Bin(-) 21 Bin(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 10F REF 27		A Output	11	
9 21 Pwr Gnd 13 10 20 Pwr Gnd 15 11 19 Pwr Gnd 16 12 13 14 15 16 11 19 Pwr Gnd 16 Pwr Gnd 18 B Output 19 Vin(+) 20 Bin(-) 21 Bin(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27			12	
10 20 Pwr Gnd 15 11 19 19 Pwr Gnd 16 12 13 14 15 16 17 Pwr Gnd 18 Pwr Gnd 18 B Output 19 VIN(+) 20 BIN(-) 21 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27]-	Pwr Gnd	13	
Pwr Gnd 16 12 13 14 15 16 17 18 Pwr Gnd 17 Pwr Gnd 18 B Output 19 VIN(+) 20 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27				
12 13 14 15 16 17 18 Pwr Gnd 17 Pwr Gnd 18 B Output 19 VIN(+) 20 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27	[10 20]			
Pwr Gnd 18 B Output 19 VIN(+) 20 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27	[1119]			
B Output 19 VIN(+) 20 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27	<u>12 13 14 15 16 17 18</u>			
VIN(+) 20 BIN(-) 21 BIN(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27				
Bin(-) 21 Bin(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27		•		
Bin(+) 22 REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27				
REF Input 23 C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27				
C/S(+) 24 C/S Out 25 IDIF Out 26 IDIF REF 27				
C/S Out25IDIF Out26IDIF REF27				
IDIF Out26IDIF REF27				
IDIF REF 27				
			-	
Ground 28		Ground	28	

ELECTRICAL CHARACTERISTICS: Unless otherwise stated specifications hold for $TA = 0^{\circ}C$ to $70^{\circ}C$, VC(+) = VIN(+) = 12V, REF Input = VIN(+)/2, O/C Input & Inhibit Input = 0V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply					-
VIN (+)Supply Current			12	16	mA
Vc(+) Supply Current	IOUT = OA		1.2	2.0	mA
Total Supply Current	Supplies = 5V,IOUT = OA		12	16	mA
	Supplies = 12V,IOUT = OA		13	18	mA
VIN(+) UVLO Threshold	low to high		2.6	2.8	V
UVLO Threshold Hysterisis			300		mV
Over-Current (O/C) Comparator					
Input Bias Current	V input = 0.8V	-1.0	01		μA
Thresholds	low to high	0.97	1.0	1.03	V
Threshold Hysterisis		85	100	115	mV
O/C IND Vsat	IOUT = 5mA, V input low		0.2	0.45	V
O/C IND Leakage	Vout = 20V			5.0	μA
Power Amplifiers A and B					-
Input Offset Voltage	A Amplifier, Vсм = 6V			4.0	mV
	В Amplifier, Vсм = 6V			12.0	mV
Input Bias Current	VCM = 6V	-500	-50		μΑ
CMRR	VCM = 0.5 to 13V, Supplies = 15V	70	90		dB
PSRR	VIN(+) = 4 to 15V, VCM = 1.5V	70	90		dB
Large Signal Voltage Gain	Supplies = 12V, VOUT = 1V, IOUT = 300mA				
	to Vout = 10.5V, lout = -300mA	3.0	15.0		V/mV

UC3178

ELECTRICAL
CHARACTERISTICS (cont.):Unless otherwise stated specifications hold for $TA = 0^{\circ}C$ to $70^{\circ}C$, VC(+) = VIN(+) = 12V,
REF Input = VIN(+)/2, O/C Input & Inhibit Input = 0V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Amplifiers A & B (cont.)					
Gain Bandwith Product	A Amplifier		2.0		MHz
	B Amplifier		1.0		MHz
Slew Rate			1.0		V/μs
High-Side Current Limit		0.45	0.65		Α
Output Saturation Voltage	High-Side, lout = -100mA		0.75		V
	High-Side, lout = -300mA		0.85		V
	High-Side, IOUT = -450mA		0.9		V
	Low-Side, IOUT = 100mA		0.2		V
	Low-Side, IOUT = 300mA		0.25		V
	Low-Side, IOUT = 450mA		0.30		V
	Total Vsat, Iout = 100mA		0.95	1.2	V
	Total Vsat, Iout = 300mA		1.05	1.4	V
	Total Vsat, Iout = 450mA		1.25	1.6	V
High-Side Diode, Vf	ID = 450mA		1.30		V
Current Sense Amplifier		-			-
Input Offset Voltage	VCM = 6V, Low range mode			2.0	mV
	High range mode			4.0	mV
Input Offset Change	VCM = -1V to 13V, Supplies = 12V, Low Range Mode			2000	μV/V
with Common Mode Input	VCM = -1V to 13V, Supplies = 12V, High Range Mode			4000	μV/V
Voltage Gain	VDIFF = +1.0 to -1.0V, Vcm = 6V, High Range Mode	0.485	0.50	0.515	V/V
	VDIFF = +1.0 to -1.0V, Vcm = 6V, Low Range Mode	1.95	2.0	2.05	V/V
Saturation Voltage	Low-Side, IOUT = 1mA		0.1	0.3	V
	High-Side, $IOUT = -1mA$, Referenced to = VIN(+)		0.1	0.3	V
Input Bias Current at Ref. Input	(REF Input - C/S(+))/48kohms, Tj = 25°C	15	21	27	μA/V
Load Current Sense and Rectification					
Sense Buffer Offset Voltage	REF Input to IDIF REF, IOUT = $\pm 1 \text{ mA}$			10	mV
Sense Buffer CMRR	IOUT = ± 1 mA, REF Input = 2V to 10V	70	90		dB
IDIF REF to IDIF Out Current	$IDIF = \pm 100 \mu A$, $IDIF Out = 1V$	0.95	1.0	1.05	A/A
Ratio	$IDIF = \pm 1mA$, $IDIF Out = 1V$	0.94	1.0	1.06	A/A
IDIF Out Supply Sensitivity	IDIF Out = \pm 1mA, VIN(+) = 4V to 15V,REF Input = 2V		1.0	5.0	μA/V
IDIF Out Common Mode Sensitivity	$IOUT = \pm 1$ mA, REF Input = 2V to10V, IDIF Out = 1V				
(delta IDIF Out/delta REF Input)			1.0	5.0	μA/V
Auxiliary Functions					
Inhibit Input Threshold		0.6	1.1	1.7	V
Inhibit Input Current	Inhibit Input = 1.7V	-1.0	-0.5		μA
O/C Force Input Threshold		0.6	1.1	1.7	V
O/C Force Input Current	O/C Force Input = 1.7V		50	100	μA
Range Input Threshold		0.6	1.1	1.7	V
Range Input Current	Range Input = 1.7V		50	100	μA
COMP ADJ Pin Saturation	Range Input = 0V, Pin Current = $\pm 500 \mu$ A, Referenced				
Voltage	to AOUT		0.02	0.1	V
COMP ADJ Leakage Current	Range Input = 1.7V, Supplies = 12V				
5	AOUT-VComp Adj = ±6V			5.0	μA
Total Supply Current When Inhibited	VIN(+) and Vc(+) currents		1.0	1.5	mA
Thermal Shutdown Temperature			165		°C

PIN DESCRIPTIONS:

A & B OUT: Outputs for the A & B power amplifiers, providing differential drive to the load during normal operation. During a UVLO, Inhibit, or O/C condition both of these outputs will be in a high, source only state. High-side diodes are included to catch inductive load currents flowing into these pins, inductive kicks on the low-side are caught by the high-side output transistors.

AIN(+): Non-inverting input to the A amplifier. Normally tied to the REF Input when the current sense amplifier is used.

AIN(-): Inverting input to the A amplifier. Used as the summing node to close the loop on the overall power amplifier.

BIN(+): Non-inverting input to the B amplifier. This pin normally sets the reference point for the differential voltage swing at the load.

BIN(-): Inverting input to the B amplifier. Used to program the gain of the B amplifier.

COMP ADJ: The compensation adjust pin allows the user to provide an auxiliary compensation network for the A amplifier that is only active when the current sense amplifier is in the low range. With this option, the user can control the change in bandwidth that would otherwise result from the gain change in the feedback loop.

C/S(+): The non-inverting input to the current sense amplifier is typically tied to the load side of the series current sense resistor. This pin can be pulled below ground during an abrupt load current change with an inductive load. Proper operation of the current sense amplifier will result if this pin does not go below ground by an amount greater than:

(REF Input / 2) - 0.3V.

C/S(-): The inverting input to the current sense amplifier is typically tied to the connection between the B amplifier output and the current sense resistor that is in series with the load.

C/S Output: The output of the current sense amplifier has a 1.5mA current source pull-up and an active NPN pull-down. The output will pull to within 0.3V of either rail with a load current of less than 1mA.

GND: Reference point for the internal reference, O/C comparator, and other low-level circuitry.

IDIF OUT: Current source output pin. The value of the output current is nominally equal to the magnitude of the current through the IDIF REF pin.

IDIF REF: Output of the IDIF sense buffer. Voltage on this pin will track the applied voltage on the REF Input pin. Current through this pin is full wave rectified and appears as a current sourced from the IDIF OUT pin.

Inhibit : A high impedance logic input that disables the A and B power amplifiers, the IDIF sense buffer, and the Current Sense amplifier. This input has an internal pull-up that will inhibit the device if the input is left open.

O/C Force: Logic input that forces the O/C condition.

O/C IND: Open collector ouput that indicates, with an active low state, an O/C condition.

O/C Sense: Input to the Over Current Comparator. When this input is above its 1V threshold the low-side devices of both the A & B power amplifiers will be disabled forcing a high, source only, state at both outputs.

PWR GND: Current return for all high level circuitry, this pin should be connected to the same potential as GND.


Range: When this pin is open or at a logic low potential, the current sense amplifier will be in its low range mode. In this mode the voltage gain of the amplifier will be 2. If this pin is brought to a logic high, the gain of the current sense amplifier will change into its high range value of 0.5. This factor of four change in gain will vary the overall transconductance of the power amplifier by the same ratio, with the transconductance being the highest in the high mode. This feature allows improved dynamic range of load current control for a given control input range and resolution.

REF Input: Sets the Reference level at the C/S Output, and is normally tied to the system reference level for inputs to the power amplifier.

VIN(+): Provides bias supply to the device. The High-Side drive to the power stages on both the A and B amplifiers is referenced to this pin. The High-side saturation voltages, and UVLO are specified and measured with respect to this supply pin.

Vc(+): This supply pin is the high current supply to the collectors of the high-side NPN output devices on the A and B amplifiers. This supply should be powered whenever the A or B amplifiers are to be activated. This pin can operate approximately 400mV below the VIN(+) supply without affecting the voltage available to the load.

TYPICAL APPLICATION



Power amplifier transconductance

$$Go = \frac{l}{Vs} = \frac{RB}{RA} \bullet \frac{1}{AV_{CS} \bullet RS}$$

Peak commanded load current

$$Il_{MAX} = V_{o/c} \bullet \frac{RD}{RS \bullet AV_{CS} \bullet RE}$$

where:

II is the load current
Vs is the input command voltage
AVcs is the current sense amplifier gain
= 2.0 in low range mode
= 0.5 in high range mode
Vo/c is the 1.0V over-current comparator threshold

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated