



DUAL CHANNEL SYNCHRONIZED CURRENT-MODE PWM

FEATURES

- Single Oscillator Synchronizes Two PWMs
- 150-µA Startup Supply Current
- 2-mA Operating Supply Current
- Operation to 1 MHz
- Internal Soft-Start
- Full-Cycle Fault Restart
- Internal Leading-Edge Blanking of the Current Sense Signal
- 1-A Totem Pole Outputs
- 75-ns Typical Response from Current Sense to Output
- 1.5% Tolerance Voltage Reference




PW PACKAGE (TOP VIEW)



DESCRIPTION

The UCC3810 is a high-speed BiCMOS controller integrating two synchronized pulse width modulators for use in off-line and dc-to-dc power supplies. The UCC3810 family provides perfect synchronization between two PWMs by usin g the same oscillator. The oscillator's sawtooth waveform can be used for slope compensation if required.

Using a toggle flip-flop to alternate between modulators, the UCC3810 ensures that one PWM does not slave, interfere, or otherwise affect the other PWM. This toggle flip- flop also ensures that each PWM is limited to 50% maximum duty cycle, insuring adequate off-time to reset magnetic elements. This device contains many of the same elements of the UC3842 current mode controller family, combined with the enhancements of the UCC3802. This minimizes power supply parts count. Enhancements include leading edge blanking of the current sense signals, full cycle fault restart, CMOS output drivers, and outputs which remain low even when the supply voltage is removed.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

| T | PACKAGED DEVICES(1) | | | | | |
|---------------|---------------------|---------------|--|--|--|--|
| IJ | SOP (DW) | PDIP (N) | | | | |
| -40°C to 85°C | UCC2810DW (16) | UCC2810N (16) | | | | |
| 0°C to 70°C | UCC3810DW (16) | UCC3810N (16) | | | | |

 All packages are available taped and reeled (indicated by the R suffix on the device type e.g., UCC2810JR)


ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)(2)

| | | UNIT |
|------------------|--|--------------|
| V_{CC} | Supply voltage ⁽³⁾ | 11V |
| I _{CC} | Supply current | 20mA |
| | Output peak current, OUT1, OUT2, 5% duty cycle | ±1A |
| | Output energy, OUT1, OUT2, capacitive load 20 µJ | 20μJ |
| | Analog inputs, FB1, FB2, CS1, CS2, SYNC | -0.3 to 6.3V |
| T_{J} | Operating junction temperature | 150°C |
| T _{stg} | Storage temperature range | −65 to 150°C |
| | Lead temperature (soldering, 10 sec) | 300°C |

- (1) Currents are positive into, negative out of the specified terminal. All voltages are with respect to GND.
- (2) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (3) In normal operation, V_{CC} is powered through a current-limiting resistor. Absolute maximum of 11 V applies when driven from a low impedance such that the V_{CC} current does not exceed 20 mA.

BLOCK DIAGRAM



VDG-92062-1



ELECTRICAL CHARACTERISTICS

All parameters are the same for both channels, $-40^{\circ}C \le T_A \le 85^{\circ}C$ for the UCC2810, $0^{\circ}C \le T_A \le 70^{\circ}C$ for the UCC3810, $V_{CC} = 10~V^{(1)}$; $R_T = 150~k\Omega$, $C_T = 120~pF$; no load; $T_A = T_{J_1}$ (unless otherwise specified)

| | PARAMETER | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|--------------------------------------|---|----------------------------------|------|-------|-------|-------|
| REFER | RENCE | | | | | | |
| V | Output voltage | $T_J = 25$ °C | | | 5.000 | 5.075 | V |
| V_{CC} | Output voltage | $T_J = \text{full range, 0 mA}$ | $A \le I_{REF} \le 5 \text{ mA}$ | 4.85 | 5.00 | 5.10 | V |
| | Load regulation | $0 \text{ mA} \le I_{REF} \le 5 \text{ mA}$ | | | 5 | 30 | |
| | Line regulation | UVLO stop threshold $0.5 \text{ V} \leq \text{V}_{CC} \leq \text{V}_{SHUN}$ | | | 12 | | mV |
| | Output noise voltage (2) | 10Hz <f< 10="" khz,<="" td=""><td>$T_J = 25^{\circ}C$</td><td></td><td>235</td><td></td><td>μV</td></f<> | $T_J = 25^{\circ}C$ | | 235 | | μV |
| | Long term stability (2) | TA = 125°C, | 1000 hours | | 5 | | mV |
| I _{O(SC)} | Output short circuit current | | | | -8 | -25 | mA |
| | LATOR | | | | | | |
| ı | Ossillator fraguescu (3) | $R_T = 30 \text{ k}\Omega,$ | C _T = 120 pF | 860 | 980 | 1100 | Id I= |
| fosc | Oscillator frequency (3) | $R_T = 150 \text{ k}\Omega$, | C _T = 120 pF | 190 | 220 | 250 | kHz |
| | Temperature stability ⁽²⁾ | | | | 2.5% | | |
| | Peak voltage | | | | 2.5 | | |
| | Valley voltage | | | | 0.05 | | \ / |
| | Peak-to-peak amplitude | | | 2.25 | 2.45 | 2.65 | V |
| | SYNC threshold voltage | | | 0.80 | 1.65 | 2.20 | |
| | SYNC input current | SYNC = 5 V | | | 30 | | μΑ |
| ERRO | RAMPLIFIER | | | | | | |
| V_{FB} | FB input voltage | COMP = 2.5 V | | 2.44 | 2.50 | 2.56 | V |
| I _{FB} | FB input bias current | | | | | ±1 | μΑ |
| | Open loop voltage gain | | | 60 | 73 | | dB |
| f _{GAIN} | Unity gain bandwidth (2) | | | | 2 | | MHz |
| I _{SINK} | Sink current, COMP | FB = 2.7 V, | COMP = 1 V | 0.3 | 1.4 | 3.5 | |
| I _{SRCE} | Source current, COMP | FB = 1.8 V, | COMP = 4 V | -0.2 | -0.5 | -0.8 | mA |
| | Minimum duty cycle | COMP = 0 V | | | | 0% | |
| | Soft-start rise time, COMP | FB = 1.8 V, Rise from 0.5 V to (I | REF – 1.5 V) | | | 5 | ms |
| CURRI | ENT SENSE | | | | | | |
| | Gain ⁽⁴⁾ | | | 1.20 | 1.55 | 1.80 | V/V |
| | Maximum input signal (5) | COMP = 5 V | | 0.9 | 1.0 | 1.1 | V |
| I _{cs} | Input bias current, CS | | | | | ±200 | nA |
| | Propagation delay time (CS to OUT) | CS steps from 0 V to 1.2 V, COMP = 2.5 V | | | 75 | | ns |
| | Blank time, CS ⁽⁶⁾ | | | | 55 | | |
| | Overcurrent threshold voltage, CS | | | 1.35 | 1.55 | 1.85 | V |
| | COMP-to-CS offset voltage | CS = 0 V | | 0.45 | 0.90 | 1.35 | V |

- (1) For UCC3810, adjust V_{CC} above the start threshold before setting at 10 V.
- (2) Ensured by design. Not production tested.

$$f_{OSC} = \frac{4}{R_T \times C_T}$$

(3) Oscillator frequency is twice the output frequency.

$$A = \frac{\Delta V_{COMP}}{\Delta V_{COMP}}$$

- Ourrent sense gain A is defined by: $\Delta V_{CS} \quad \text{, 0 V} \leq \text{V}_{CS} \leq \text{0.8 V}.$ Parameter measured at trip point of latch with FB = 0 V. CS blank time is measured as the difference between CS blank time is measured as the difference between the minimum non-zero on-time and the CS-to-OUT delay. (6)



ELECTRICAL CHARACTERISTICS (continued)

All parameters are the same for both channels, $-40^{\circ}C \le T_A \le 85^{\circ}C$ for the UCC2810, $0^{\circ}C \le T_A \le 70^{\circ}C$ for the UCC3810, $V_{CC} = 10~V$; $R_T = 150~k\Omega$, $C_T = 120~pF$; no load; $T_A = T_{J_1}$ (unless otherwise specified)

| | PARAMETER | TEST C | MIN | TYP | MAX | UNIT | |
|----------------|--|--------------------------------|---|------|------|------|----|
| PWM | | | | | | · | |
| | Maximum duty avala (2) | $R_T = 150 \text{ k}\Omega$, | C _T = 120 pF | 45% | 49% | 50% | |
| | Maximum duty cycle ⁽²⁾ | $R_T = 30 \text{ k}\Omega$, | C _T = 120 pF | 40% | 45% | 48% | |
| | Minimum on-time | CS = 1.2 V, | COMP = 5 V | | 130 | | ns |
| OUTP | UT | | | | | · | |
| | | I _{OUT} = 20 mA | | | 0.12 | 0.42 | |
| V_{OL} | Low-level output voltage | I _{OUT} = 200 mA | | | 0.48 | 1.10 | |
| | | I _{OUT} = 20 mA, | V _{CC} = 0 V | | 0.7 | 1.2 | V |
| | High level autout valtage (V. CHT) | $I_{OUT} = -20 \text{ mA}$ | | | 0.15 | 0.42 | |
| V_{OH} | High-level output voltage (V _{CC} – OUT) | $I_{OUT} = -200 \text{ mA}$ | | | 1.2 | 2.3 | |
| t _R | Rise time, OUT | C _{OUT} = 1 nF | | | 20 | 50 | |
| t _F | Fall time, OUT | C _{OUT} = 1 nF | | | 30 | 60 | ns |
| UNDE | RVOLTAGE LOCKOUT (UVLO) | | | | | | |
| | Start threshold voltage | | | 9.6 | 11.3 | 13.2 | |
| | Stop threshold voltage | | | 7.1 | 8.3 | 9.5 | V |
| | Start-to-stop hysteresis | | | 1.7 | 3.0 | 4.7 | |
| | ENABLE2 input bias current | ENABLE2 = 0 V | | -20 | -35 | -55 | μΑ |
| | ENABLE2 input threshold voltage | | | 0.80 | 1.53 | 2.00 | V |
| OVER | ALL | | | | | | |
| | Startup current | V _{CC} < Start thresh | old voltage | | 0.15 | 0.25 | |
| | Operating supply current, outputs off | VCC = 10 V, | FB = 2.75 V | | 2 | 3 | |
| | | VCC = 10 V, CS = 0 V, | FB = 0 V, RT = 150 kΩ | | 3.2 | 5.1 | mA |
| | Operating supply current, outputs on | VCC = 10 V, CS = 0 V, | FB = 0 V, $RT = 30 \text{ k}\Omega$ | | 8.5 | 14.5 | |
| | VCC internal zener voltage | I _{CC} = 10 mA | | 11.0 | 12.9 | 14.0 | |
| | VCC internal zener voltage minus start threshold voltage | | | 0.4 | 1.2 | | V |



DEVICE INFORMATION

TERMINAL FUNCTIONS

| TERMINAL | | 1/0 | DESCRIPTION | | | | |
|----------|-----|-----|---|--|--|--|--|
| NAME | NO. | I/O | DESCRIPTION | | | | |
| COMP1 | 5 | 0 | Low impedance output of the error amplifiers. | | | | |
| COMP2 | 12 | 0 | Low impedance output of the error amplifiers. | | | | |
| CS1 | 6 | I | Current sense inputs to the PWM comparators. These inputs have leading edge blanking. For | | | | |
| CS2 | 11 | I | most applications, no input filtering is required. Leading edge blanking disconnects the CS inputs from all internal circuits for the first 55 ns of each PWM cycle. When used with very slow diodes or in other applications where the current sense signal is unusually noisy, a small current-sense R-C filter may be required. | | | | |
| СТ | 2 | 0 | The timing capacitor of the oscillator. Recommended values of CT are between 100 pF and 1 nF. Connect the timing capacitor directly across CT and GND. | | | | |
| ENABLE2 | 14 | ı | A logic input which disables PWM 2 when low. This input has no effect on PWM 1. This input is internally pulled high. In most applications it can be left floating. In unusually noisy applications, the input should be bypassed with a 1-nF ceramic capacitor. This input has TTL compatible thresholds. | | | | |
| FB1 | 4 | I | The high improduces investigation in such of the array and lifting | | | | |
| FB2 | 13 | I | The high impedance inverting inputs of the error amplifiers. | | | | |
| GND | 8 | _ | To separate noise from the critical control circuits, this part has two different ground connections: GND and PWRGND. GND and PWRGND must be electrically connected together. However, use care to avoid coupling noise into GND. | | | | |
| OUT1 | 7 | 0 | The high-current push-pull outputs of the PWM are intended to drive power MOSFET gates | | | | |
| OUT2 | 10 | 0 | through a small resistor. This resistor acts as both a current limiting resistor and as a damping impedance to minimize ringing and overshoot. | | | | |
| PWRGND | 9 | - | To separate noise from the critical control circuits, this part has two different ground connections: GND and PWRGND. GND and PWRGND must be electrically connected together. | | | | |
| REF | 15 | 0 | The output of the 5-V reference. Bypass REF to GND with a ceramic capacitor \geq 0.01- μ F for best performance. | | | | |
| RT | 3 | 0 | The oscillator charging current is set by the value of the resistor connected from RT to GND. This pin is regulated to 1 V, but the actual charging current is 10 V/RT. Recommended values of RT are between 10 k Ω and 470 k Ω . For a given frequency, higher timing resistors give higher maximum duty cycle and slightly lower overall power consumption. | | | | |
| SYNC | 1 | I | This logic input can be used to synchronize the oscillator to a free running oscillator in another part. This pin is edge triggered with TTL thresholds, and requires at least a 10-ns-wide pulse. If unused, this pin can be grounded, open circuited, or connected to REF. | | | | |
| VCC | 16 | 1 | The power input to the device. This pin supplies current to all functions including the high current output stages and the precision reference. Therefore, it is critical that VCC be directly bypassed to PWRGND with an 0.1-µF ceramic capacitor. | | | | |

APPLICATION INFORMATION

TIMING RESISTOR

Supply current decreases with increased R_T by the relationship:

$$\Delta I_{CC} = \frac{11V}{R_T}$$

For more information, see the detailed oscillator block diagram.

LEADING EDGE BLANKING AND CURRENT SENSE

Figure 1 shows how an external power stage is connected to the UCC3810. The gate of an external power N-channel MOSFET is connected to OUT through a small current-limiting resistor. For most applications, a $10-\Omega$ resistor is adequate to limit peak current and also practical at damping resonances between the gate driver and the MOSFET input reactance. Long gate lead length increases gate capacitance and mandates a higher series gate resistor to damp the R-L-C tank formed by the lead, the MOSFET input reactance, and the device's driver output resistance.

The UCC3810 features internal leading edge blanking of the current-sense signal on both current sense inputs. The blank time starts when OUT rises and continues for 55 ns. During that 55 ns period, the signal on CS is ignored. For most PWM applications, this means that the CS input can be connected to the current-sense resistor as shown in Figure 1. However, high speed grounding practices and short lead lengths are still required for good performance.




Figure 1. Detailed Block Diagram

OSCILLATOR

The UCC3810 oscillator generates a sawtooth wave at CT. The sawtooth rise time is set by the resistor from RT to GND. Since R_T is biased at 1 V, the current through R_T is 1 V/ R_T . The actual charging current is 10 times higher. The fall time is set by an internal transistor on-resistance of approximately 100 Ω . During the fall time, all outputs are off and the maximum duty cycle is reduced to below 50%. Larger timing capacitors increase the discharge time and reduce frequency. However, the percentage maximum duty cycle is only a function of the timing resistor R_T , and the internal 100- Ω discharge resistance.

ERROR AMPLIFIER OUTPUT STAGE

The UCC3810 error amplifiers are operational amplifiers with low-output resistance and high-input resistance. The output stage of one error amplifier is shown in Figure 3. This output stage allows the error amplifier output to swing close to GND and as high as one diode drop below 5 V with little loss in amplifier performance.



APPLICATION INFORMATION (continued)




Figure 2. Oscillator




Figure 3. Error Amplifier Output Stage



TYPICAL CHARACTERISTICS




Figure 4.




Figure 5.





Figure 6.



8



TYPICAL CHARACTERISTICS (continued)




Figure 10. Typical Application

VDG-94022




TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| UCC2810DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.85 | 10.8 | 2.7 | 12.0 | 16.0 | Q1 |
| UCC3810DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.85 | 10.8 | 2.7 | 12.0 | 16.0 | Q1 |





*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UCC2810DWTR | SOIC | DW | 16 | 2000 | 346.0 | 346.0 | 33.0 |
| UCC3810DWTR | SOIC | DW | 16 | 2000 | 346.0 | 346.0 | 33.0 |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications | |
|--------------------|---------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated