INTEGRATED CIRCUITS









CONTENTS

1	FEATURES
1.1	General
1.2	Control
1.3	IEC 60958 input
1.4	Digital sound processing and DAC
2	APPLICATIONS
3	GENERAL DESCRIPTION
4	ORDERING INFORMATION
5	QUICK REFERENCE DATA
6	BLOCK DIAGRAM
7	PINNING
8	FUNCTIONAL DESCRIPTION
8.1	Operating modes
8.2	Clock regeneration and lock detection
8.3	Crystal oscillator
8.4	Mute
8.5	Auto mute
8.6	Data path
8.7	Control
9	L3-BUS DESCRIPTION
9.1	General
9.2	Device addressing
9.3	Register addressing
9.4	Data write mode
9.5	Data read mode
9.6	
10	I ² C-BUS DESCRIPTION
10.1	Characteristics of the I ² C-bus
10.2	Bit transfer
10.3	Byte transfer
10.4 10.5	Data transfer
10.5	Start and stop conditions Acknowledgment
10.0	Device address
10.7	Register address
10.8	Write and read data
10.10	Write cycle
10.10	Read cycle
10.11	SPDIF SIGNAL FORMAT
11.1	SPDIF channel encoding
11.2	SPDIF channel encoding SPDIF hierarchical layers for audio data
11.3	SPDIF hierarchical layers for digital data
11.0	Timing observatoriation

11.4 Timing characteristics

12	REGISTER MAPPING
12.1 12.2 12.3	Clock settings (write) I ² S-bus output settings (write) I ² S-bus input settings (write)
12.4	Power-down settings (write)
12.5	Volume control left and right (write)
12.6	Sound feature mode, treble and bass boost settings (write)
12.7	De-emphasis and mute (write)
12.8	DAC source and clock settings (write)
12.9	SPDIF input settings (write)
12.10	Supplemental settings (write)
12.11	PLL coarse ratio (write)
12.12 12.13	Interpolator status (read-out) SPDIF status (read-out)
12.13	Channel status (read-out)
12.15	PLL status (read-out)
13	LIMITING VALUES
14	THERMAL CHARACTERISTICS
15	CHARACTERISTICS
16	TIMING CHARACTERISTICS
17	APPLICATION INFORMATION
18	PACKAGE OUTLINE
19	SOLDERING
19.1	Introduction to soldering surface mount packages
19.2	Reflow soldering
19.3	Wave soldering
19.4	Manual soldering
19.5	Suitability of surface mount IC packages for wave and reflow soldering methods
20	DATA SHEET STATUS
21	DEFINITIONS
22	DISCLAIMERS
23	PURCHASE OF PHILIPS I ² C COMPONENTS

1 FEATURES

1.1 General

- 2.7 to 3.6 V power supply
- Integrated digital filter and Digital-to-Analog Converter (DAC)
- 256fs system clock output
- 20-bit data path in interpolator
- High performance
- No analog post filtering required for DAC
- Supported sampling frequencies of 28 up to 55 kHz.

1.2 Control

• Controlled by either static pins, I²C-bus or L3-bus microcontroller interfaces.


1.3 IEC 60958 input

- On-chip amplifier converts IEC 60958 input to CMOS levels
- Lock status indication at pin LOCK
- Pulse Code Modulation (PCM) input signal status indication at pin PCMDET
- Right and left channels each have 40 key channel-status bits available via L3-bus or I²C-bus interfaces.

1.4 Digital sound processing and DAC

- Automatic de-emphasis when using IEC 60958 input with audio sample frequencies (f_s) of 32.0, 44.1 and 48.0 kHz
- Soft mute using a cosine roll-off circuit selectable via pin MUTE, L3-bus or I²C-bus interfaces
- Left and right independent dB linear volume control having 0.25 dB steps from 0 to -50 dB, 1 dB steps to -60, -66 and -∞ dB





BITSTREAM CONVERSION

- Bass boost and treble control in L3-bus or I²C-bus modes
- Interpolating filter (fs to $64f_s$ or $128f_s$) using cascaded recursive and FIR filters
- Fifth-order noise shaper (operating either at 64fs or 128fs) generates the bitstream for the DAC
- Filter Stream DAC (FSDAC).

2 APPLICATIONS

• Digital audio systems.

3 GENERAL DESCRIPTION

The UDA1352HL is a single-chip IEC 60958 audio decoder with an integrated stereo DAC employing bitstream conversion techniques.

A lock status signal is available on pin LOCK, to indicate when the IEC 60958 decoder is locked. A PCM detection status signal is available on pin PCMDET to indicate when PCM data is present at the input.

By default, the DAC output and the data output interface are muted when the decoder is out-of-lock. However, this setting can be overridden in the L3-bus or I²C-bus modes.

The UDA1352HL in package LQFP48 is the full featured version. Also available is the UDA1352TS in package SSOP28 which has the IEC 60958 input only to the DAC.

4 ORDERING INFORMATION

TYPE		PACKAGE		
NUMBER	NAME	DESCRIPTION	VERSION	
UDA1352HL	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2	

UDA1352HL

UDA1352HL

5 QUICK REFERENCE DATA

 $V_{DDD} = V_{DDA} = 3.0 \text{ V}$; IEC 60958 input with $f_s = 48 \text{ kHz}$; $T_{amb} = 25 \text{ °C}$; $R_L = 5 \text{ k}\Omega$; all voltages measured with respect to ground; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies	1		1	4	1	1
V _{DDD}	digital supply voltage		2.7	3.0	3.6	V
V _{DDA}	analog supply voltage		2.7	3.0	3.6	V
I _{DDA(DAC)}	analog supply current of DAC	power-on	-	3.3	-	mA
		power-down; clock off	_	35	_	μA
I _{DDA(PLL)}	analog supply current of PLL	at f _s = 48 kHz	-	0.5	_	mA
I _{DDD(C)}	digital supply current of core	at f _s = 48 kHz	-	9	-	mA
I _{DDD}	digital supply current	at f _s = 48 kHz	_	0.6	_	mA
P ₄₈	power consumption at $f_s = 48 \text{ kHz}$	DAC in Playback mode	-	40	_	mW
		DAC in Power-down mode	-	tbf	_	mW
General				•		
t _{rst}	reset active time		-	250	_	μs
T _{amb}	ambient temperature		-40	-	+85	°C
Digital-to-ar	alog converter					
V _{o(rms)}	output voltage (RMS value)	f _i = 1.0 kHz tone at 0 dBFS; note 1	850	900	950	mV
ΔV _o	unbalance of output voltages	f _i = 1.0 kHz tone	-	0.1	0.4	dB
(THD+N)/S	total harmonic	f _i = 1.0 kHz tone at f _s = 48 kHz				
	distortion-plus-noise to signal	at 0 dBFS	-	-82	-77	dB
	ratio	at –40 dBFS; A-weighted	_	-60	-52	dB
S/N ₄₈	signal-to-noise ratio at f _s = 48 kHz	$f_i = 1.0 \text{ kHz tone; code} = 0; \text{ A-weighted}$	95	100	-	dB
α _{cs}	channel separation	f _i = 1.0 kHz tone	_	110	_	dB

Note

1. The output voltage of the DAC is proportional to the DAC power supply voltage.

UDA1352HL

6 BLOCK DIAGRAM




Fig.1 Block diagram.

Preliminary specification

UDA1352HL

7 PINNING

SYMBOL	PIN	TYPE ⁽¹⁾	DESCRIPTION
RESET	1	DID	reset input
V _{DDD(C)}	2	DS	digital supply voltage for core
V _{SSD}	3	DGND	digital ground
V _{SSD(C)}	4	DGND	digital ground for core
L3DATA	5	IIC	L3-bus or I ² C-bus interface data input and output
L3CLOCK	6	DIS	L3-bus or I ² C-bus interface clock input
DATAI	7	DISD	I ² S-bus data input
BCKI	8	DISD	I ² S-bus bit clock input
WSI	9	DISD	I ² S-bus word select input
L3MODE	10	DIS	L3-bus interface mode input
n.c.	11	_	not connected
XTALOUT	12	AIO	crystal oscillator output
MUTE	13	DID	mute control input
SELCHAN	14	DID	IEC 60958 channel selection input
XTALIN	15	AIO	crystal oscillator input
SPDIF0	16	AIO	IEC 60958 channel 0 input
SPDIF1	17	AIO	IEC 60958 channel 1 input
V _{DDA(DACA)}	18	AS	analog supply voltage for DAC
V _{DDA(DACO)}	19	AS	analog supply voltage for DAC
VOUTL	20	AIO	DAC left channel analog output
SELCLK	21	DID	clock source for PLL selection input
SELSPDIF	22	DIU	IEC 60958 data selection input
LOCK	23	DO	SPDIF and PLL lock indicator output
VOUTR	24	AIO	DAC right channel analog output
TEST	25	DID	test pin; must be connected to digital ground (V_{SSD}) in application
V _{ref}	26	AIO	DAC reference voltage
V _{SSA(DACA)}	27	AGND	analog ground for DAC
V _{SSA(DACO)}	28	AGND	analog ground for DAC
n.c.	29	-	not connected
n.c.	30	-	not connected
USERBIT	31	DO	user data bit output
CLKOUT	32	DO	clock output (256f _s)
PREEM1	33	DO	IEC 60958 input pre-emphasis output 1
V _{SSA(PLL)}	34	AGND	analog ground for PLL
V _{DDA(PLL)}	35	AS	analog supply voltage for PLL
ВСКО	36	DO	I ² S-bus bit clock output
DA1	37	DISU	A1 device address selection input
SELSTATIC	38	DIU	static pin control selection input
DATAO	39	DO	I ² S-bus data output
WSO	40	DO	I ² S-bus word select output

UDA1352HL

SYMBOL	PIN	TYPE ⁽¹⁾	DESCRIPTION
n.c.	41	_	not connected
DA0	42	DISD	A0 device address selection input
PCMDET	43	DO	PCM detection indicator output
OSCOUT	44	DO	internal oscillator output
PREEM0	45	DO	IEC 60958 input pre-emphasis output 0
V _{DDD}	46	DS	digital supply voltage
SELIIC	47	DID	I ² C-bus or L3-bus mode selection input
n.c.	48	_	not connected


Note

1. See Table 1.

Table 1Pin types

TYPE	DESCRIPTION
DS	digital supply
DGND	digital ground
AS	analog supply
AGND	analog ground
DI	digital input
DIS	digital Schmitt-triggered input
DID	digital input with internal pull-down resistor
DISD	digital Schmitt-triggered input with internal pull-down resistor
DIU	digital input with internal pull-up resistor
DISU	digital Schmitt-triggered input with internal pull-up resistor
DO	digital output
DIO	digital input and output
DIOS	digital Schmitt-triggered input and output
IIC	input and open-drain output for I ² C-bus
AIO	analog input or output





UDA1352HL

8 FUNCTIONAL DESCRIPTION

8.1 Operating modes


The UDA1352HL is a low-cost multi-purpose IEC 60958 decoder DAC with a variety of operating modes.

In operating modes 1, 2, 3, 4, 6, 7 and 8, the UDA1352HL is the master clock generator for both the outgoing and incoming digital data streams. Consequently, any device

Table 2Mode survey

providing data for the UDA1352HL via the data input interface in mode 4 will be a slave to the clock generated by the UDA1352HL.

In mode 5 the UDA1352HL locks to signal WSI from the digital data input interface. To conform to IEC 60958, the audio sample frequency of the data input interface must be between 28 and 55 kHz.



UDA1352HL

MODE	FUNCTION	SCHEMATIC
3	IEC 60958 input I ² S-bus digital interface output DAC output The system locks onto the SPDIF signal Digital output with BCKO and WSO as master.	PLL J ² S-BUS OUTPUT I ² S-BUS OUTPUT INPUT EXTERNAL DSP MGU600
4	IEC 60958 input I ² S-bus digital interface output I ² S-bus digital interface input DAC output The system locks onto the SPDIF signal Digital output with BCKO and WSO as master Digital input with BCKI and WSI as slave (must be synchronized with the PLL output clock).	PLL VICE SPDIF IN DAC PLL VICE VICE VICE VICE VICE VICE VICE VICE
5	I ² S-bus digital interface input DAC output The system locks onto the WSI signal Digital input with BCKI and WSI as slave.	PLL I2S-BUS I2S-BUS INPUT INPUT EXTERNAL DSP

UDA1352HL

MODE	FUNCTION	SCHEMATIC
6	I ² S-bus digital interface input	
	DAC output	SPDIF IN DAC
	The crystal oscillator generates the system clock and master clock output	
	Digital input with BCKI and WSI as slave.	I ² S-BUS OUTPUT I ² S-BUS INPUT ► EXTERNAL DSP MGU603
7	IEC 60958 input	
	I ² S-bus digital interface output	
	I ² S-bus digital interface input	
	DAC output	
	SPDIF input to digital interface output locks onto the SPDIF signal	I ² S-BUS OUTPUT INPUT
	DAC locks onto the crystal oscillator	
	Digital output with BCKO and WSO as master	EXTERNAL DSP MGU604
	Digital input with BCKI and WSI as slave (must be synchronized with the PLL output clock).	
8	Crystal oscillator output applied to IEC 60958	
	input I ² S-bus digital interface output	
	The crystal oscillator generates the master clock	
	PLL regenerates BCKO and WSO from input clock by setting the pre-scaler ratio	I ² S-BUS OUTPUT INPUT
	Digital output with BCKO and WSO as master (invalid DATA)	MGU605
	Digital input with BCKI and WSI as slave.	

UDA1352HL

8.2 Clock regeneration and lock detection

The UDA1352HL has an on-board PLL for regenerating a system clock from the IEC 60958 input bitstream.

Remark: If there is no input signal, the PLL generates a minimum frequency and the output spectrum shifts accordingly. Since the analog output does not have an analog mute, this means noise that is out of band under normal conditions can move into the audio band.

When the on-board clock locks to the incoming frequency, the PLL lock indicator bit is set and can be read via the L3-bus or I^2C -bus interfaces.

By default, PLL lock status and PCM detection status indicator signals are internally combined. Pin LOCK goes HIGH when the IEC 60958 decoder and the on-board clock are both locked to the incoming bitstream and if the incoming bitstream data is PCM. However, if the IC is locked but the incoming signal is not PCM data, or it is burst preamble, pin LOCK goes LOW. The combined lock and PCM detection status can be overridden by the L3-bus or I²C-bus register bit settings.

The lock indication output signal can be used, for example, for muting purposes. It can be used to drive an external analog muting circuit to prevent out of band noise from becoming audible when the PLL runs at its minimum frequency (e.g. when there is no SPDIF input signal).

When valid PCM data is detected in the incoming bitstream, pin PCMDET goes HIGH.

8.3 Crystal oscillator

The UDA1352HL uses an on-board crystal oscillator to generate a clock signal. The clock signal can be used as the internal clock, and is used directly by the DAC in modes 6 and 7. This clock signal can also be output at pin OSCOUT and can be applied to the SPDIF inputs.

By setting the UDA1352HL as a frequency synthesizer (mode 8), a set of frequencies can be obtained, as shown in Table 53.


8.4 Mute

The UDA1352HL uses a cosine roll-off mute in the DSP data path part of the DAC. Muting the DAC (by pin MUTE or via bit MT in L3-bus or l²C-bus modes), results in a soft mute, as shown in Fig.3. The cosine roll-off soft mute takes 23 ms corresponding to 32×32 samples at a sampling frequency of 44.1 kHz.

When operating in either the L3-bus or I²C-bus mode, the device will mute the audio output on start-up by default.

Muting in these modes can only be disabled by setting bit MT in the device register to logic 0.

A logic 1 on pin MUTE will always mute the audio output signal in either the L3-bus or I²C-bus mode, or static pin mode. This is in contrast to the UDA1350 and the UDA1351 in which pin MUTE has no effect in the L3-bus mode.



UDA1352HL

8.5 Auto mute

By default, the DAC outputs are muted until the UDA1352HL is locked, regardless of the level on pin MUTE or the state of bit MT. This allows only valid data to be passed to the outputs. This mute is performed in the SPDIF interface and is a hard mute, not a cosine roll-off mute.

The UDA1352HL can be prevented from muting in out-of-lock situations by setting bit MUTEBP in register address 01H to logic 1 via the L3-bus or I^2C -bus interfaces.


8.6 Data path

The UDA1352HL data path consists of the IEC 60958 decoder, audio feature processor, digital interpolator, noise shaper and the DACs.

8.6.1 IEC 60958 INPUT

The IEC 60958 decoder features an on-chip amplifier with hysteresis, which amplifies the SPDIF input signal to CMOS level (see Fig.4).

All 24 bits of data for left and right channels are extracted from the input bitstream plus 40 channel-status bits for left and right channels. These bits can be read via the L3-bus or l²C-bus interfaces.



The UDA1352HL supports the following sample frequencies and data rates:

- f_s = 32.0 kHz, resulting in a data rate of 2.048 Mbits/s
- $f_s = 44.1$ kHz, resulting in a data rate of 2.8224 Mbits/s
- $f_s = 48.0$ kHz, resulting in a data rate of 3.072 Mbits/s.

The UDA1352HL supports timing levels I, II and III, as specified by the IEC 60958 standard. The accuracy of the above sampling frequencies depends on the timing levels used. Timing levels I, II and III are described in Section 11.4.1.

8.6.2 AUDIO FEATURE PROCESSOR

The audio feature processor automatically provides de-emphasis for the IEC 60958 data stream in the static pin control mode and default mute at start-up in either the L3-bus or I^2C -bus mode.

When used in L3-bus or I²C-bus modes, the audio feature processor provides the following additional features:

- Independent left and right channel volume control
- · Bass boost control
- Treble control
- Selection of sound processing modes for bass boost and treble filters: flat, minimum and maximum
- · Soft mute control with raised cosine roll-off
- De-emphasis of the incoming data stream selectable at a sampling frequency of either 32.0, 44.1 or 48.0 kHz.

UDA1352HL

48 kHz IEC 60958 audio DAC

8.6.3 INTERPOLATOR

The UDA1352HL has an on-board interpolating filter that converts the incoming data stream from $1f_s$ to $64f_s$ or $128f_s$ by cascading a recursive filter and a Finite Impulse Response (FIR) filter.

Table 3	Interpolator characteristics
---------	------------------------------

PARAMETER	CONDITIONS	VALUE (dB)
Pass-band ripple	0 to 0.45f _s	±0.03
Stop band	>0.55f _s	-50
Dynamic range	0 to 0.45f _s	114
DC gain	_	-5.67

8.6.4 NOISE SHAPER

The fifth-order noise shaper operates either at $64f_s$ or $128f_s$. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted to an analog signal using a filter stream DAC.

8.6.5 FILTER STREAM DAC

The Filter Stream DAC (FSDAC) is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage.


The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way, very high signal-to-noise performance and low clock jitter sensitivity is achieved. A post filter is not needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.

The output voltage of the FSDAC is scaled proportionally to the power supply voltage.

8.7 Control

The UDA1352HL can be controlled by static pins (when pin SELSTATIC is HIGH), via the I²C-bus (when pin SELSTATIC is LOW and pin SELIIC is HIGH) or via the L3-bus (when pins SELSTATIC and SELIIC are both LOW). For optimum use of the UDA1352HL features, the L3-bus or I²C-bus modes are recommended since only basic functions are available in the static pin control mode.

Note that the static pin control mode and L3-bus or I²C-bus modes are mutually exclusive. In the static pin control mode, pins L3MODE and L3DATA are used to select the format for the data output and input interface (see Fig.5).



UDA1352HL

UDA1352HL

8.7.1 STATIC PIN CONTROL MODE

The functions of the static pins in static pin control mode are described in Table 4.

Table 4 Pin descriptions in static pin control mode

PIN	NAME	VALUE	FUNCTION
Mode selecti	on pin		
38	SELSTATIC	1	select static pin control mode; must be connected to V _{DDD}
Input pins			
1	RESET	0	normal operation
		1	reset
6	L3CLOCK	0	must be connected to V _{SSD}
10 and 5	L3MODE and	00	select I ² S-bus format for digital data interface
	L3DATA	01	select LSB-justified format 16 bits for digital data interface
		10	select LSB-justified format 20 bits for digital data interface
		11	select LSB-justified format 24 bits for digital data interface
13	MUTE	0	no mute
		1	mute active
14	SELCHAN	0	select input SPDIF 0 (channel 0)
		1	select input SPDIF 1 (channel 1)
21	SELCLK	0	slave to fs from IEC 60958; master on data output and input interfaces
		1	slave to fs from digital data input interface
22	SELSPDIF	0	select data from digital data interface to DAC output
		1	select data from IEC 60958 decoder to DAC output
Status pins	•		
43	PCMDET	0	non-PCM data or burst preamble detected
		1	PCM data detected
23	LOCK	0	clock regeneration and IEC 60958 decoder out-of-lock or non-PCM data detected
	-	1	clock regeneration and IEC 60958 decoder locked and PCM data detected
33 and 45	PREEM1 and	00	IEC 60958 input; no pre-emphasis
	PREEM0	01	IEC 60958 input; $f_s = 32.0$ kHz with pre-emphasis
		10	IEC 60958 input; $f_s = 44.1$ kHz with pre-emphasis
		11	IEC 60958 input; $f_s = 48.0$ kHz with pre-emphasis
Test pin	· ·		•
25	TEST	0	must be connected to V _{SSD}

UDA1352HL

8.7.2 L3-BUS OR I²C-BUS MODES

The L3-bus or I²C-bus modes allow maximum flexibility for controlling the UDA1352HL.

The default values for all non pin-controlled settings are identical to the default values at start-up in the L3-bus or l^2 C-bus modes. The default values are given in Section 12.

It should be noted that in either L3-bus or I²C-bus mode, several base-line functions are still controlled by static pins (see Table 5). However, in L3-bus or I²C-bus modes, on start-up, the output is muted only by bit MT in register address 13H via the L3-bus or I²C-bus interfaces.

PIN	NAME	VALUE	FUNCTION
Mode selecti	on pins		
38	SELSTATIC	0	select L3-bus mode or I ² C-bus mode; must be connected to V_{SSD}
47	SELIIC	0	select L3-bus mode; must be connected to V _{SSD}
		1	select I ² C-bus mode; must be connected to V _{DDD}
Input pins			
1	RESET	0	normal operation
		1	reset
5	L3DATA	_	must be connected to the L3-bus
		_	must be connected to the SDA line of the I ² C-bus
6	L3CLOCK	_	must be connected to the L3-bus
		_	must be connected to the SCL line of the I ² C-bus
10	L3MODE	_	must be connected to the L3-bus
13	MUTE	0	no mute
		1	mute active
Status pins			
43	PCMDET	0	non-PCM data or burst preamble detected
		1	PCM data detected
23	LOCK	0	clock regeneration and IEC 60958 decoder out-of-lock or non-PCM data detected
		1	clock regeneration and IEC 60958 decoder locked and PCM data detected
33 and 45	PREEM1 and	00	IEC 60958 input; no pre-emphasis
	PREEM0	01	IEC 60958 input; $f_s = 32.0$ kHz with pre-emphasis
		10	IEC 60958 input; $f_s = 44.1$ kHz with pre-emphasis
		11	IEC 60958 input; $f_s = 48.0$ kHz with pre-emphasis
Test pins			
25	TEST	0	must be connected to V _{SSD}

 Table 5
 Pin descriptions in L3-bus or I²C-bus modes

UDA1352HL

9 L3-BUS DESCRIPTION

9.1 General

The UDA1352HL has an L3-bus microcontroller interface allowing all the digital sound processing features and various system settings to be controlled by a microcontroller.

The controllable settings are:

- Restoring of L3-bus default values
- Power-on
- Selection of filter mode, and settings for treble and bass boost
- · Volume settings for left and right channels
- Selection of soft mute via cosine roll-off and bypass of auto mute
- Selection of de-emphasis (mode 4 to mode 8 only).

The readable settings are:

- Mute status of interpolator
- PLL locked
- SPDIF input signal locked
- Audio sample frequency
- Valid PCM data detected
- Pre-emphasis of the IEC 60958 input signal
- Clock accuracy.

The exchange of data and control information between the microcontroller and the UDA1352HL is LSB first and is accomplished through the serial hardware L3-bus interface comprising the following pins:

- L3DATA: data line
- L3MODE: mode line
- L3CLOCK: clock line.

The L3-bus format has two modes of operation:

- Address mode
- Data transfer mode.

The address mode is used to select a device for a subsequent data transfer. The address mode is characterized by L3MODE being LOW and a burst of 8 pulses on L3CLOCK, accompanied by 8 bits (see Fig.6). The data transfer mode is characterized by L3MODE being HIGH and is used to transfer one or more bytes representing a register address, instruction or data.

There are two types of data transfers:

- · Write action: data transfer to the device
- Read action: data transfer from the device.

Remark: when the device is powered-up, the L3-bus interface must receive at least one L3CLOCK pulse before data can be sent to the device (see Fig.6). This is only required once after the device is powered-up.

9.2 Device addressing

The device address is one byte comprising:

- Data Operating Mode (DOM) bits 0 and 1 specifying the type of data transfer (see Table 6)
- Address bits 2 to 7 specifying a 6-bit device address. Bits 2 and 3 of the address are selected via external pins DA0 and DA1, allowing up to four UDA1352HL devices to be independently controlled in a single application.

The primary address of the UDA1352HL is '001000' (LSB to MSB) and the default address is '011000'.

Table 6 Selection of data	transfer
---------------------------	----------

DC	M	TRANSFER
BIT 0	BIT 1	IRANGER
0	0	not used
1	0	not used
0	1	write data or prepare read
1	1	read data

9.3 Register addressing


The device register address is one byte comprising:

- Bit 0 specifying that data is to be either read or written
- Address bits 1 to 7 specifying the 7-bit register address.

There are three types of register addressing:

- To write data: bit 0 is logic 0 specifying that data will be written to the device register, followed by bits 1 to 7 specifying the device register address (see Fig.6)
- To prepare read: bit 0 is logic 1, specifying that data will be read from the device register (see Fig.7)
- To read data: the device returns the device register address prior to sending data from that register. When bit 0 is logic 0, the register address is valid; when bit 0 is logic 1, the register address is invalid.

UDA1352HL



I

UDA1352HL

9.4 Data write mode

The data write mode is explained in the signal diagram of Fig.6. To write data to a device requires four bytes to be sent (see Table 7):

- One byte starting with '01' specifying a write action, followed by the device address ('011000' for the UDA1352HL default)
- One byte starting with '0' specifying a write action, followed by seven bits specifying the device register address in binary format, with A6 being the MSB and A0 being the LSB
- 3. First of two data bytes with D15 being the MSB
- 4. Second of two data bytes with D0 being the LSB.

Note that to write data to a different register within the same device requires the device address to be sent again.

9.5 Data read mode

The data read mode is explained in the signal diagram of Fig.7. To read data from a device requires a prepare read followed by a data read. Six bytes are used, (see Table 8):

- 1. One byte starting with '01' specifying a prepare read action to the device, followed by the device address
- 2. One byte starting with '1' specifying a read action, followed by seven bits specifying the device register address from which data needs to be read, followed by seven bits specifying the source register address in binary format, with A6 being the MSB and A0 being the LSB
- One byte starting with '11' instructing the device to write data to the microcontroller, followed by the device address
- 4. One byte, sent by the device to the bus, starting with either a logic 0 to indicate that the requesting register is valid, or a logic 1 to indicate that the requesting register is invalid, followed by the requesting register address
- 5. First of two data bytes, sent by the device to the bus, with D15 being the MSB
- 6. Second of two bytes, sent by the device to the bus, with D0 being the LSB.

100101										
BYTE	L3-BUS	ACTION	FIRST	N TIME	_	_		_	LAST I	N TIME
DIIC	MODE	ACTION	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
1	address	device address	0	1	DA0	DA1	1	0	0	0
2	data transfer	register address	0	A6	A5	A4	A3	A2	A1	A0
3	data transfer	data byte 1	D15	D14	D13	D12	D11	D10	D9	D8
4	data transfer	data byte 2	D7	D6	D5	D4	D3	D2	D1	D0

Table 7 L3-bus write data

Table 8 L3-bus read data

ВҮТЕ	L3-BUS	ACTION	FIRST	N TIME					LAST I	N TIME
DIIC	MODE	ACTION	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
1	address	device address	0	1	DA0	DA1	1	0	0	0
2	data transfer	register address	1	A6	A5	A4	A3	A2	A1	A0
3	address	device address	1	1	DA0	DA1	1	0	0	0
4	data transfer	requesting register address	0 or 1	A6	A5	A4	A3	A2	A1	A0
5	data transfer	data byte 1	D15	D14	D13	D12	D11	D10	D9	D8
6	data transfer	data byte 2	D7	D6	D5	D4	D3	D2	D1	D0

UDA1352HL

9.6 Initialization string

For correct and reliable operation, the UDA1352HL must be initialized in the L3-bus mode. This is required to ensure that the PLL always starts up, under all conditions, after the device is powered up. The initialization string is given in Table 9.

BYTE	L3-BUS		CTION	FIRST	IN TIME					LAST II	N TIME
DIIC	MODE		CHON	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
1	address	initialization	device address	0	1	DA0	DA1	1	0	0	0
2	data transfer	string	register address	0	1	0	0	0	0	0	0
3	data transfer		data byte 1	0	0	0	0	0	0	0	0
4	data transfer		data byte 2	0	0	0	0	0	0	0	1
5	address	set defaults	device address	0	1	DA0	DA1	1	0	0	0
6	data transfer		register address	0	1	1	1	1	1	1	1
7	data transfer		data byte 1	0	0	0	0	0	0	0	0
8	data transfer		data byte 2	0	0	0	0	0	0	0	0

Table 9 L3-bus initialization string and set defaults after power-up


10 I²C-BUS DESCRIPTION

10.1 Characteristics of the I²C-bus

The I²C-bus allows 2-way, 2-line communication between different ICs or modules, using a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to the V_{DD} via a pull-up resistor when connected to the output stages of a microcontroller. For a 400 kHz IC you must follow Philips Semiconductors recommendations for this type of bus, (e.g. a pull-up resistor can be used for loads on the bus of up to 200 pF, and a current source or switched resistor must be used for loads from 200 to 400 pF). Data transfer can only be initiated when the bus is not busy.

10.2 Bit transfer

One data bit is transferred during each clock pulse (see Fig.8). The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals. The maximum clock frequency is 400 kHz. To run at this frequency requires all inputs and outputs connected to this high-speed l^2 C-bus to be designed according to specification *"The l²C-bus and how to use it"*, (order code 9398 393 40011).



UDA1352HL

10.3 Byte transfer

Each byte (8 bits) is transferred with the MSB first (see Table 10).

Table 10 Byte transfer


MSB			BIT NU	JMBER			LSB
7	6	5	4	3	2	1	0

10.4 Data transfer

A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves.

10.5 Start and stop conditions

Both data and clock lines will remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as a start condition (S); see Fig.9. A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as a stop condition (P).




10.6 Acknowledgment

There is no limit to the number of data bits transferred from the transmitter to receiver between the start and stop conditions. Each byte of eight bits is followed by one acknowledge bit (see Fig.10). At the acknowledge bit, the data line is released by the master and the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after receiving each byte. Also a master must generate an acknowledge after receiving each byte that has been clocked out of the slave transmitter. The acknowledging device must pull-down the SDA line during the HIGH period of the acknowledge clock pulse so that the SDA line is stable LOW. Set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

UDA1352HL



10.7 Device address

Before any data is transmitted on the l²C-bus, the target device is always addressed first after the start procedure.

The target device is addressed using one byte having one of four addresses set by pins DA0 and DA1.

The UDA1352HL acts as a slave receiver or a slave transmitter. Therefore, the clock signal SCL is only an input signal and the data signal SDA is bidirectional. The UDA1352HL device address is shown in Table 11.

 Table 11
 I²C-bus device address

		DEVIC	E ADD	RESS			R/W
A6	A5	A4	A3	A2	A1	A0	_
1	0	0	1	1	DA1	DA0	0/1

10.8 Register address

The register addresses in the I^2C -bus mode are the same as those in the L3-bus mode.

10.9 Write and read data

The I²C-bus configuration for a write and read cycle are shown in Tables 12 and 13, respectively. The write cycle writes pairs of bytes to the internal registers for the digital sound feature control and system setting. These register locations can also be read for device status information.

1

10.10 Write cycle
The write cycle is used to write data to the internal registers. The device and register addresses are one byte each, the setting
The I ² C-bus configuration for a write cycle is shown in Table 12.
The write cycle format is as follows:

- The microcontroller begins by asserting a start condition (S). ..
- The first byte (8 bits) contains the device address '1001 110' and the $R\overline{W}$ bit is set to logic 0 (write) с.
- The UDA1352HL asserts an acknowledge (A). ю.

4.

- The microcontroller writes the 8-bit address (ADDR) of the UDA1352HL register to which data will be written.
- The UDA1352HL acknowledges (A) this register address. ъ.
- The microcontroller sends two bytes of data with the Most Significant (MS) byte first followed by the Least Significant (LS) byte; after each byte the UDA1352HL asserts an acknowledge. . 0
- After every pair of bytes that are transmitted, the register address is auto incremented; after each byte the UDA1352HL asserts an acknowledge. ~
 - The UDA1352HL frees the I²C-bus allowing the microcontroller to generate a stop condition (P). œ.

Table 12 Master transmitter writes to the UDA1352HL registers in I²C-bus mode.

	DEVICE ADDRESS	R/W		REGISTER ADDRESS			DATA 1	A 1			DAT/	DATA 2 ⁽¹⁾			DAT	DATA n ⁽¹⁾		
S	1001 110	0	∢	ADDR	∢	MS1	∢	LS1	∢	MS2	۲	LS2	∢	MSn	∢	LSn	۲	٩
						ack	Jowled	acknowledge from UDA1352HL	UDA1	352HL			-					

Note

Auto increment of register address.

48 kHz IEC 60958 audio DAC

Philips Semiconductors

g data is always two bytes.

UDA1352HL

10.1	10.11 Read cycle	e																
The	read cycle is	s used t	to rea	The read cycle is used to read the data values from the internal registers. The I ² C-bus configuration for a read cycle is shown in Table 13.	alues	from t	he internal	register	s. The I	¹² C-bus conf	igurati	on for a rea	d cycle is s	hown in	Table 1	ю.		
The	The read cycle format is as follows:	ormat is	s as f	ollows:														
. .	The microco	ntroller	begii	The microcontroller begins by asserting a		tart co	start condition (S).											
ы.	The first byte	(8 bits	cor.	The first byte (8 bits) contains the device address '1001 110' and the R/\overline{W} bit is set to logic 0 (write).	∕ice ac	dress	s '1001 11C)' and th	e R/W t	oit is set to lo	ogic 0 ((write).						
ю.	The UDA135	2HL as	sserts	The UDA1352HL asserts an acknowledge (A).) agbe	(A).												
4.	The microco	ntroller	write	The microcontroller writes the 8-bit address (ADDR) of the UDA1352HL register from which data will be read.	ldress	; (ADE	JR) of the I	JDA135	2HL reç	jister from w	hich d	ata will be r	ead.					
5.	The UDA135	2HL ac	sknov	The UDA1352HL acknowledges (A) this register address.	his reç	gister	address.											
	The microco	ntroller	gene	The microcontroller generates a repeated		start (Sr).	Sr).											
7.	The microco	ntroller	gene	The microcontroller generates the device	/ice a	ddres	s '1001 11()' again,	but this	address '1001 110' again, but this time the R/\overline{W} bit is set to logic 1 (read).	<u>'</u> W bit i	s set to logi	c 1 (read).					
œ.	The UDA135	2HL as	sserts	The UDA1352HL asserts an acknowledge (A).) agbe	(A).												
<u>ю</u>	The UDA135 microcontroll	SHL se er asse	ends erts a	The UDA1352HL sends two bytes of data with the Most Significant (MS) byte first followed by the Least Significant (LS) byte; after each byte the microcontroller asserts an acknowledge.	data v ge.	vith th	e Most Sig	nificant	(MS) by	rte first follov	ved by	the Least S	significant ((LS) byte	;; after e	ach byt	e the	
10.	After every p	air of b	ytes t	10. After every pair of bytes that are transmitted, the register address is auto incremented; after each byte the microcontroller asserts an acknowledge.	mittec	d, the I	register adı	dress is	auto inc	sremented; s	after ea	ich byte the	microconti	oller ass	erts an	acknow	ledge	di.
11.	The microco	ntroller	stop:	11. The microcontroller stops this cycle by generating a negative acknowledge (NA).	y gen	eratin(g a negativ	e ackno	wledge	(NA).								
12.	The UDA13	52HL fr	ees t	12. The UDA1352HL frees the I ² C-bus allowing the microcontroller to generate a stop condition (P).	llowin	g the	microcontr	oller to ç	jenerat€	e a stop con	dition ((P).						
Tab	l e 13 Master	transm	nitter	Table 13 Master transmitter reads the UDA1352HL registers in I^2 C-bus mode.)A135	i2HL r	egisters in	l ² C-bus	mode.									
	DEVICE ADDRESS	R/W		REGISTER ADDRESS		- A	DEVICE ADDRESS	R/W		DATA 1		DAT	DATA 2 ⁽¹⁾		DATA n ⁽¹⁾	(1)		
လ	1001 110	0	۲	ADDR	4	Sr 1	1001 110	1	A MS1	1 A LS1	A	MS2 A	LS2 A	MSn	A LSn	Sn NA	⊡	1
			ackno	acknowledge from UDA1352HL	UDA	1352F	۲L				a	acknowledge from master	e from mas	ter				
Note	đ																	

Auto increment of register address. ..

48 kHz IEC 60958 audio DAC

UDA1352HL

2003 Mar 25

Т

25


UDA1352HL

48 kHz IEC 60958 audio DAC

11 SPDIF SIGNAL FORMAT

11.1 SPDIF channel encoding

The digital signal is coded using Bi-phase Mark Code (BMC) which is a type of phase-modulation. In this scheme, a logic 1 in the data corresponds to two zero-crossings in the coded signal, and a logic 0 corresponds to one zero-crossing. An example of the encoding is given in Fig.11.



From an abstract point of view, an SPDIF signal can be represented as shown in Fig.12. Audio or digital data is transmitted in sequential blocks. Each block comprises 192 frames. Each frame contains two sub-frames.

Each sub-frame is preceded by a preamble word, of which there are three types: B, M and W. Preamble B signifies the start of channel 1 at the start of a data block, M signifies the start of channel 1 that is not at the start of a data block, and W signifies the start of channel 2. Each of these preamble words can have one of two values depending on the value of the parity bit in the previous frame.

Preambles are easily identifiable because these sequences can never occur in the channel parts of a valid SPDIF stream, see Table 14.

The SPDIF signal format used for audio data (PCM mode) and digital data (non-PCM mode) are different. However, both formats have a validity bit that indicates whether the sample is valid, a user data bit, a channel status bit, and a parity bit in each sub-frame.

11.2 SPDIF hierarchical layers for audio data

A two-channel PCM signal uses one sub-frame per channel.

Each sub-frame contains a single 20-bit audio sample which can extend to 24 bits (see Fig.13).

Data bits 4 to 31 in each sub-frame are modulated using a BMC scheme. Sync preamble bits 0 to 3 contain a violation of the BMC scheme to allow them to be easily identified.

Table	14	Preamble	values
-------	----	----------	--------

PRECEDING	PREAMBLE WORD				
PARITY BIT VALUE	В	М	w		
0	1110 1000	1110 0010	1110 0100		
1	0001 0111	0001 1101	0001 1011		

11.3 SPDIF hierarchical layers for digital data

For transmitting non-PCM data, the IEC 60958 protocol allocates the time slot bits shown in Table 15 to each sub-frame.

Table 15 Bit allocation of digital data

FIELD	IEC 60958 TIME SLOT BITS	DESCRIPTION
0 to 3	preamble	IEC 60958 preamble
4 to 7	auxiliary bits	not used; all logic 0
8 to 11	unused data bits	not used; all logic 0
12 to 27	part of 16-bit data	part of the digital bitstream
28	validity bit	according to IEC 60958
29	user data bit	according to IEC 60958
30	channel status bit	according to IEC 60958
31	parity bit	according to IEC 60958

As shown in Table 15 and Fig.14, the non-PCM encoded data occurs within the 16-bit data stream area of the IEC 60958 sub-frame in time-slots 12 (LSB) to 27 (MSB).

UDA1352HL





Fig.13 Sub-frame format in PCM mode.



UDA1352HL

11.3.1 BITSTREAM FORMAT

The non-PCM data is transmitted in time-slots 12 to 27 as data bursts comprising four 16-bit preamble words (called Pa, Pb, Pc and Pd) followed by the so-called burst-payload. The burst preamble words are defined in Table 16.

Table 16 Burst preamble words

PREAMBLE WORD	LENGTH OF THE FIELD	CONTENTS	VALUE
Ра	16 bits	sync word 1	F872H
Pb	16 bits	sync word 2	4E1FH
Pc	16 bits	burst information	see Table 17
Pd	16 bits	length code	number of bits

11.3.2 BURST INFORMATION

The burst information in preamble Pc is defined according to IEC 60958. The preamble Pc fields are described in Table 17.

Table 17	Burst information	fields in	preamble Pc

Pc BITS	VALUE	CONTENT	REFERENCE POINT R	DATA BURST REPETITION PERIOD (IEC 60958 FRAMES)
0 to 4	0	NULL data	_	none
	1	AC-3 data	R_AC-3	1536
	2	reserved	_	-
	3	pause	bit 0 of Pa	refer to IEC 60958
	4	MPEG-1 layer 1 data	bit 0 of Pa	384
	5	MPEG-1 layer 1, 2 or 3 data or MPEG-2 without extension	bit 0 of Pa	1152
	6	MPEG-2 with extension	bit 0 of Pa	1152
	7	reserved	_	-
	8	MPEG-2, layer 1 low sampling rate	bit 0 of Pa	768
	9	MPEG-2, layer 2 or 3 low sampling rate	bit 0 of Pa	2304
	10	reserved	-	-
	11 to 13	reserved (DTS)	-	refer to IEC 61937
	14 to 31	reserved	_	-
5 to 6	0	reserved	_	-
7	0	error flag indicating a valid burst-payload	-	-
	1	error flag indicating an invalid burst-payload	-	-
8 to 12	-	data type dependant information	-	-
13 to 15	0	bitstream number	_	-


UDA1352HL

11.3.3 MINIMUM BURST SPACING

A data burst is defined as not exceeding 4096 frames, followed by a synchronisation sequence of 96 bits comprising two frames, and four sub-frames, each containing 16 zeroes, followed by burst preamble words Pa and Pb. This synchronisation sequence allows the start of a new burst-payload to be detected including burst preamble words Pc and Pd that contain additional bitstream information.

11.3.4 USER DATA BIT

The data that is present in the user data bit in each sub-frame is available as a bitstream output at pin USERBIT. The USERBIT output data is synchronized with the I²S-bus word select output at pin WSO (see Fig.15).



UDA1352HL

11.4 Timing characteristics

11.4.1 FREQUENCY REQUIREMENTS

The SPDIF specification IEC 60958 supports the following three levels of clock accuracy:

- Level I: High accuracy; requires the transmitted sampling frequency to have a tolerance of within 50×10^{-6}
- Level II: Normal accuracy; requires all receivers to have an input sampling frequency of within $1\,000\times10^{-6}$ of the nominal sampling frequency
- Level III: Variable pitch shifted clock mode; allows a sampling frequency deviation of 12.5% of the nominal sampling frequency.

11.4.2 RISE AND FALL TIMES


Rise and fall times (see Fig.16) are defined as:

Rise time = $\frac{t_r}{(t_L + t_H)} \times 100\%$

Fall time = $\frac{t_f}{(t_L + t_H)} \times 100\%$

Rise and fall times should be in the range:

- 0% to 20% when the data bit is a logic 1
- 0% to 10% when two consecutive data bits are both logic 0.



11.4.3 DUTY CYCLE

The duty cycle (see Fig.16) is defined as:

Duty cycle =
$$\frac{t_H}{(t_L + t_H)} \times 100\%$$

The duty cycle should be in the range:

- 40% to 60% when the data bit is a logic 1
- 45% to 55% when two consecutive data bits are both logic 0.

UDA1352HL

12 REGISTER MAPPING

Table 18 Register map of control settings (write)

REGISTER ADDRESS	FUNCTION			
System settings				
00H	clock settings			
01H	I ² S-bus output settings			
02H	I ² S-bus input settings			
03H	power-down settings			
Interpolator				
10H	volume control left and right			
12H	sound feature mode, treble and bass boost			
13H	de-emphasis and mute			
14H	DAC source and clock settings			
SPDIF input settings				
30H	SPDIF input settings			
Supplemental settings				
40H	supplemental settings			
PLL settings				
62H	PLL coarse ratio			
Software reset				
7FH	restore L3-bus default values			

Table 19 Register map of status bits (read-out)

REGISTER ADDRESS	FUNCTION
Interpolator	
18H	interpolator status
SPDIF input	
59H	SPDIF status
5AH	channel status bits left [15:0]
5BH	channel status bits left [31:16]
5CH	channel status bits left [39:32]
5DH	channel status bits right [15:0]
5EH	channel status bits right [31:16]
5FH	channel status bits right [39:32]
PLL	
68H	PLL status

UDA1352HL

12.1 Clock settings (write)

Table 20 Register address 00H

BIT	15	14	13	12	11	10	9	8
Symbol	_	_	-	_	_	_	XTAL_DIV1	XTAL_DIV0
Default	_	_	_	_	_	_	0	0

BIT	7	6	5	4	3	2	1	0
Symbol	-	_	_	-	XRATIO1	XRATIO0	CLKOUT_ SEL	FREQ_ SYNTH0
Default	-	_	_	-	0	0	0	0

Table 21 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 10	-	reserved
9 to 8	XTAL_DIV[1:0]	Crystal clock divider ratio settings. A 2-bit value to set the division ratio between the internal crystal oscillator frequency and the DAC sampling frequency in crystal operation mode (DAC clock is fixed at 64f _s). Default value is 00; note 1. See Table 22 for alternative values.
7 to 4	-	reserved
3 to 2	XRATIO[1:0]	Pre-scaler ratio settings. A 2-bit value to set the pre-scaler ratio in frequency synthesizer mode (FREQ_SYNTH0 is logic 1). Default value is 00, see Table 23.
1	CLKOUT_SEL	Clock output select. A 1-bit value. When set to logic 1, the internal crystal oscillator signal is used as the clock signal and is also available from pin CLKOUT. When set to logic 0, the clock signal is recovered from the SPDIF or WSI input signal. Default value is logic 0.
0	FREQ_SYNTH0	Frequency synthesizer mode. A 1-bit value. When set to logic 1, frequency synthesizer mode is enabled. When set to logic 0, the frequency synthesizer mode is disabled. Default value is logic 0.

Note

1. These bits cannot be read.

able 22 Crystal clock divider ratio settings
--

XTAL_DIV1	XTAL_DIV0	CRYSTAL CLOCK AND RATIO
0	0	128f _s ; ratio 1:2 (default)
0	1	256f _s ; ratio 1:4
1	0	384f _s ; ratio 1:6
1	1	512f _s ; ratio 1:8

UDA1352HL

Table 23 Pre-scaler ratio settings

XRATIO1	XRATIO0	PRE-SCALER RATIO
0	0	1:36 (default)
0	1	1:625
1	0	1:640
1	1	1:1125

12.2 I²S-bus output settings (write)

Table 24 Register address 01H

BIT	15	14	13	12	11	10	9	8
Symbol	—	Ι	-	_	_	_	-	MUTEBP
Default	_	_	_	_	_	_	_	0

BIT	7	6	5	4	3	2	1	0
Symbol	—	-	_	-	_	SFORO2	SFORO1	SFORO0
Default	—	-	_	_	_	0	0	0

Table 25 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 9	-	reserved
8	MUTEBP	Mute bypass setting. A 1-bit value. When set to logic 1, the mute bypass setting is enabled; in out-of-lock situations or when non-PCM data is detected, the output data is not muted. When set to logic 0, the output is muted in out-of-lock situations. Default value is logic 0.
7 to 3	-	reserved
2 to 0	SFORO[2:0]	Digital data output formats. A 3-bit value to set the digital output format. Default value 000; see Table 26.

Table 26 Digital data output formats

SFORO2	SFORO1	SFORO0	FORMAT				
0	0	0	I ² S-bus (default)				
0	0	1	LSB-justified, 16 bits				
0	1	0	LSB-justified, 18 bits				
0	1	1	LSB-justified, 20 bits				
1	0	0	LSB-justified, 24 bits				
1	0	1	MSB-justified				
1	1	0	reserved				
1	1	1					

UDA1352HL

12.3 I²S-bus input settings (write)

Table 27 Register address 02H

BIT	15	14	13	12	11	10	9	8
Symbol	—	-	-	-	-	—	—	—
Default	—	_	_	-	-	—	_	_

BIT	7	6	5	4	3	2	1	0
Symbol	_	_	_	_	—	SFORI2	SFORI1	SFORI0
Default	-	-	_	_	-	0	0	0

Table 28 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 3	_	reserved
2 to 0	SFORI[2:0]	Digital data input formats. A 3-bit value to set the digital input format. Default value 000; see Table 29.

Table 29 Digital data input formats

SFORI2	SFORI1	SFORI0	FORMAT
0	0	0	I ² S-bus (default)
0	0	1	LSB-justified, 16 bits
0	1	0	LSB-justified, 18 bits
0	1	1	LSB-justified, 20 bits
1	0	0	LSB-justified, 24 bits
1	0	1	MSB-justified
1	1	0	reserved
1	1	1	

UDA1352HL

12.4 Power-down settings (write)

Table 30 Register address 03H

BIT	15	14	13	12	11	10	9	8
Symbol	_	_	-	PON_XTAL	-	—	I	Ι
Default	_	_	_	0	_	_	-	_

BIT	7	6	5	4	3	2	1	0
Symbol	-	_	-	PON_ SPDIFIN	_	-	EN_INT	PONDAC
Default	_	_	_	1	_	_	1	1

Table 31 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 13	_	reserved
12	PON_XTAL	Crystal oscillator operation. A 1-bit value. When set to logic 0, the crystal oscillator is disabled. When set to logic 1, the crystal oscillator is enabled. Default value is logic 0.
11 to 5	_	reserved
4	PON_SPDIFIN	Power control SPDIF input. A 1-bit value. When logic 0, power to the IEC 60958 bit slicer is disabled. When set to logic 1, the power is enabled. Default value is logic 1.
3 to 2	_	reserved
1	EN_INT	Interpolator clock control. A 1-bit value. When set to logic 0, the interpolator clock is disabled. When set to logic 1, the interpolator clock is enabled. Default value is logic 1.
0	PONDAC	Power control DAC. A 1-bit value to switch the DAC into power-on or power-down mode. When set to logic 0, the DAC is in power-down mode. When set to logic 1, the DAC is in power-on mode. Default value is logic 1.

UDA1352HL

12.5 Volume control left and right (write)

Table 32 Register address 10H

BIT	15	14	13	12	11	10	9	8
Symbol	VCL_7	VCL_6	VCL_5	VCL_4	VCL_3	VCL_2	VCL_1	VCL_0
Default	0	0	0	0	0	0	0	0

BIT	7	6	5	4	3	2	1	0
Symbol	VCR_7	VCR_6	VCR_5	VCR_4	VCR_3	VCR_2	VCR_1	VCR_0
Default	0	0	0	0	0	0	0	0

 Table 33 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 8	VCL_[7:0]	Volume setting left channel. An 8-bit value to program the left channel volume attenuation. Ranges are 0 to -50 dB in steps of 0.25 dB, and $-50 \text{ to } -60 \text{ dB}$ in steps of 1 dB, followed by -66 dB and $-\infty \text{ dB}$. Default value 0000 0000; see Table 34.
7 to 0	VCR_[7:0]	Volume setting right channel. An 8-bit value to program the right channel volume attenuation. Ranges are 0 to -50 dB in steps of 0.25 dB, and $-50 \text{ to } -60 \text{ dB}$ in steps of 1 dB, followed by -66 dB and $-\infty \text{ dB}$. Default value 0000 0000; see Table 34.

VCL_7	VCL_6	VCL_5	VCL_4	VCL_3	VCL_2	VCL_1	VCL_0	VOLUME (dB)
VCR_7	VCR_6	VCR_5	VCR_4	VCR_3	VCR_2	VCR_1	VCR_0	
0	0	0	0	0	0	0	0	0 (default)
0	0	0	0	0	0	0	1	-0.25
0	0	0	0	0	0	1	0	-0.5
:	:	:	:	:	:	:	:	:
1	1	0	0	0	1	1	1	-49.75
1	1	0	0	1	0	0	0	-50
1	1	0	0	1	1	0	0	-51
1	1	0	1	0	0	0	0	-52
:	:	:	•	:	•	:	:	:
1	1	1	1	0	0	0	0	-60
1	1	1	1	0	1	0	0	-66
1	1	1	1	1	0	0	0	-∞
1	1	1	1	1	1	0	0	-∞
		••	•••	:	••	:	:	:
1	1	1	1	1	1	1	1	-∞

 Table 34
 Volume settings left and right channel

UDA1352HL

12.6 Sound feature mode, treble and bass boost settings (write)

Table 35 Register address 12H

BIT	15	14	13	12	11	10	9	8
Symbol	M1	M0	TR1	TR0	BB3	BB2	BB1	BB0
Default	0	0	0	0	0	0	0	0

BIT	7	6	5	4	3	2	1	0
Symbol	-	-	-	_	-	-	_	-
Default	_	_	-	_	_	_	_	_

Table 36 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 14	M[1:0]	Sound feature mode. A 2-bit value to program the sound processing filter mode for treble, and bass boost settings. Default value 00; see Table 37.
13 to 12	TR[1:0]	Treble settings. A 2-bit value to program the treble setting. The sound processing filter mode is selected by the sound feature mode bits. Default value 00; see Table 38.
11 to 8	BB[3:0]	Bass boost settings. A 4-bit value to program the bass boost setting. The sound processing filter mode is selected by the sound feature mode bits. Default value 0000; see Table 39.
7 to 0	-	reserved

Table 37 Sound feature mode

M1	MO	MODE SELECTION
0	0	flat set (default)
0	1	minimum set
1	0	
1	1	maximum set

Table 38 Treble settings

TR1	TR0	FLAT SET (dB)	MINIMUM SET (dB)	MAXIMUM SET (dB)
0	0	0	0	0
0	1	0	2	2
1	0	0	4	4
1	1	0	6	6

UDA1352HL

Table 39	Bass	boost	settings
----------	------	-------	----------

BB3	BB2	BB1	BB0	FLAT SET (dB)	MINIMUM SET (dB)	MAXIMUM SET (dB)
0	0	0	0	0	0	0
0	0	0	1	0	2	2
0	0	1	0	0	4	4
0	0	1	1	0	6	6
0	1	0	0	0	8	8
0	1	0	1	0	10	10
0	1	1	0	0	12	12
0	1	1	1	0	14	14
1	0	0	0	0	16	16
1	0	0	1	0	18	18
1	0	1	0	0	18	20
1	0	1	1	0	18	22
1	1	0	0	0	18	24
1	1	0	1	0	18	24
1	1	1	0	0	18	24
1	1	1	1	0	18	24

UDA1352HL

12.7 De-emphasis and mute (write)

Table 40 Register address 13H

BIT	15	14	13	12	11	10	9	8
Symbol	QMUTE	MT	GS	_	_	DE_2	DE_1	DE_0
Default	0	1	0	_	_	0	0	0

BIT	7	6	5	4	3	2	1	0
Symbol	-	-	_	-	_	-	_	-
Default	_	_	_	_	_	_	_	_

Table 41 Description of register bits

BIT	SYMBOL	DESCRIPTION
15	QMUTE	Quick mute function. A 1-bit value to set the quick mute mode. When set to logic 0, the soft mute mode is selected. When set to logic 1, the quick mute mode is selected. Default value 0.
14	MT	Mute. A 1-bit value to set the mute function. When set to logic 0, the audio output is not muted (unless pin MUTE is logic 1). When set to logic 1, the audio output is muted. Default value 1.
13	GS	Gain select. A 1-bit value to set the gain of the interpolator path. When set to logic 0, the gain is 0 dB. When set to logic 1, the gain is 6 dB. Default value 0.
12 to 11	-	reserved
10 to 8	DE_[2:0]	De-emphasis select. A 3-bit value to enable digital de-emphasis. This setting is only effective in operating modes 4 to 8. In modes 1 and 3, de-emphasis is applied automatically. Default value 000; see Table 42.
7 to 0	-	reserved

Table 42 De-emphasis select

DE_2	DE_1	DE_0	FUNCTION
0	0	0	no de-emphasis (default)
0	0	1	32 kHz
0	1	0	44.1 kHz
0	1	1	48 kHz

UDA1352HL

_

_

_

_

12.8 DAC source and clock settings (write)

Table 43 Register address 14H

BIT	15	14	13	12	11	10	9	8
Symbol	DA_POL_ INV	AUDIO_FS	_	-	_	-	DAC_SEL1	DAC_SEL0
Default	0	1	_	—	Ι	_	1	0
BIT	7	6	5	4	3	2	1	0

_

_

_

_

_

_

Table 44 Description of register bits

_

0

_

_

_

_

Symbol

Default

BIT	SYMBOL	DESCRIPTION
15	DA_POL_INV	DAC polarity control. A 1-bit value to control the signal polarity of the DAC output signal. When set to logic 0, the DAC output is not inverted. When set to logic 1, the DAC output is inverted. Default value 0.
14	AUDIO_FS	Sample frequency range selection. A 1-bit value to select the sampling frequency range. When set to logic 0, the frequency range is approximately 8 to 50 kHz; the frequency range in modes 6 and 7 is 8 to 28 kHz. When set to logic 1, the frequency range is approximately 28 to 55 kHz. Default value 1.
13 to 10	_	reserved
9 to 8	DAC_SEL[1:0]	DAC input selection. A 2-bit value to select the data and clock sources for the DAC and the input source for the PLL. The DAC data source is either the IEC 60958 input or the digital input interface. Default value 10; see Table 45.
7 to 0	-	reserved

Table 45 DAC input selection

DAC_SEL1	DAC_SEL0	DAC INPUT	DAC CLOCK	PLL INPUT
0	0	input from I ² S-bus	PLL	SPDIF
0	1	input from I ² S-bus	PLL	WSI
1	0	input from IEC 60958	PLL	SPDIF
1	1	input from I ² S-bus	crystal	SPDIF

UDA1352HL

12.9 SPDIF input settings (write)

Table 46 Register address 30H

BIT	15	14	13	12	11	10	9	8
Symbol	-	_	_	_	_	-	_	_
Default	_	_	_	_	_	_	_	_

BIT	7	6	5	4	3	2	1	0
Symbol	-	_	_	_	COMBINE_ PCM	BURST_ DET_EN	_	SLICE_ SEL
Default	_	_	-	_	1	1	0	0

Table 47 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 4	-	reserved
3	COMBINE_PCM	Combine PCM detection to lock indicator. A 1-bit value to combine the PCM detection status with the SPDIF and PLL lock indicator. When set to logic 0, the lock indicator does not include PCM detection status. When set to logic 1, the PCM detection status is combined with the lock indicator. Default value 1.
2	BURST_ DET_EN	Burst preamble settings. A 1-bit value to enable auto mute when burst preambles are detected. When set to logic 0, muting is disabled. When set to logic 1, muting is enabled; the output is muted when preambles are detected. Default value 1.
1	-	When writing new settings via the L3-bus or I ² C-bus interfaces, this bit should stay at logic 0 (default value) to guarantee correct operation.
0	SLICE_SEL	Slicer input selection. A 1-bit value to select an IEC 60958 input signal. When set to logic 0, the input signal is from pin SPDIF0. When set to logic 1, the input signal is from pin SPDIF1. Default value 0.

UDA1352HL

12.10 Supplemental settings (write)

Table 48 Register address 40H

BIT	15	14	13	12	11	10	9	8
Symbol	OSCOUT_ EN	_	-	-	_	EV2	-	-
Default	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
Symbol	-	_	_	_	_	_	_	_
Default	0	0	0	0	0	0	0	0

Table 49 Description of register bits

BIT	SYMBOL	DESCRIPTION
15	OSCOUT_EN	Crystal oscillator output control. A 1-bit value to enable the crystal oscillator output from pin OSCOUT when the crystal oscillator is enabled (bit PON_XTAL is logic 1 in register address 03H). When set to logic 0, pin OSCOUT is disabled. When bits OSCOUT_EN and PON_XTAL are both set to logic 1, the crystal oscillator output appears at pin OSCOUT. Default value 0.
14 to 11, 9 to 0	_	When writing new settings via the L3-bus or I ² C-bus interfaces, these bits should stay at logic 0 (default value) to guarantee correct operation.
10	EV2	PII pull-in range selection. A 1-bit value to adjust the PLL pull-in range. When in frequency synthesizer mode (mode 8), this bit should be set to logic 1 to guarantee correct operation. Default value 0.

UDA1352HL

12.11 PLL coarse ratio (write)

Table 50 Register address 62H

BIT	15	14	13	12	11	10	9	8
Symbol	CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8
Default	0	0	0	0	0	0	1	1

BIT	7	6	5	4	3	2	1	0
Symbol	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
Default	0	0	0	0	0	0	0	0

 Table 51
 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 0	CR[15:0]	Coarse ratio setting for PLL. A 16-bit value to program the coarse ratio for the PLL in mode 8. Default setting 0300H; see Table 52.

 Table 52
 Coarse ratio setting for PLL, notes 1 and 2.

CR15 to CR0	COARSE RATIO		
-	$CR15 \times 2^{15} + + CR15 \times 2^{0}$		

Notes

1. In frequency synthesizer mode (mode 8), combinations of input frequency (f_i), PR and CR as given in Table 53 are supported. In all other modes, CR[15:0] must be set to the default value 0300H.

2. In frequency synthesizer mode (mode 8), EV2 (bit 10 in register address 40H) must be set to logic 1.

Table 53 Possible combinations of f_i, Pre-scaler Ratio (PR) and Course Ratio (CR)

f _i (kHz)	PR	CR	WS FREQUENCY (kHz)
12000	1/625	320	8000
12000	1/625	441	11025
12000	1/625	882	22050
12000	1/625	1280	32000
12000	1/625	1764	44100
12000	1/625	1920	48000
12288	1/640	320	8000
12288	1/640	441	11025
12288	1/640	882	22050
12288	1/640	1280	32000
12288	1/640	1764	44100
12288	1/640	1920	48000

UDA1352HL

12.12 Interpolator status (read-out)

Table 54 Register address 18H

BIT	15	14	13	12	11	10	9	8
Symbol	_	_	_	_	-	_	_	_

BIT	7	6	5	4	3	2	1	0
Symbol	_	_	_	_	_	MUTE_ STATE	_	_

Table 55 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 3	-	reserved
2	MUTE_STATE	Mute status bit. A 1-bit value to indicate the status of the mute function. Logic 0 indicates the audio output is not muted. Logic 1 indicates the mute sequence has been completed and the audio output is muted.
1 to 0	-	reserved

12.13 SPDIF status (read-out)

Table 56 Register address 59H

BIT	15	14	13	12	11	10	9	8
Symbol	_	_	_	_	_	_	_	_

BIT	7	6	5	4	3	2	1	0
Symbol	—	_	-	-	SLICE_	BURST_	B_ERR	SPDIFIN_
					STAT	DET		LOCK

Table 57 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 4	_	reserved
3	SLICE_STAT	Slicer source status. A 1-bit value to indicate which SPDIF input pin is selected for the input source. Logic 0 indicates the IEC 60958 input is from pin SPDIF0. Logic 1 indicates the IEC 60958 input is from pin SPDIF1.
2	BURST_DET	Burst preamble detection. A 1-bit value to indicate whether burst preamble words are detected in the SPDIF stream or not. Logic 0 indicates no preamble words are detected. Logic 1 indicates the burst-payload is detected.
1	B_ERR	Bit error detection. A 1-bit value to indicate whether there are bit errors detected in the SPDIF stream or not. Logic 0 indicates no errors are detected. Logic 1 indicates bi-phase errors are detected.
0	SPDIFIN_LOCK	SPDIF lock indicator. A 1-bit value to indicate whether the SPDIF decoder block is in lock or not. Logic 0 indicates the decoder block is out-of-lock. Logic 1 indicates the decoder block is in lock.

UDA1352HL

12.14 Channel status (read-out)

For details of channel status information, please refer to publication "IEC 60958 digital audio interface".

12.14.1 CHANNEL STATUS BITS LEFT [15:0]

Table 58 Register address 5AH

BIT	15	14	13	12	11	10	9	8
Symbol	SPDI_							
	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8

BIT	7	6	5	4	3	2	1	0
Symbol	SPDI_							
	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0

12.14.2 CHANNEL STATUS BITS LEFT [31:16]

Table 59 Register address 5BH

BIT	15	14	13	12	11	10	9	8
Symbol	SPDI_							
	BIT31	BIT30	BIT29	BIT28	BIT27	BIT26	BIT25	BIT24

BIT	7	6	5	4	3	2	1	0
Symbol	SPDI_							
	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16

12.14.3 CHANNEL STATUS BITS LEFT [39:32]

Table 60 Register address 5CH

BIT	15	14	13	12	11	10	9	8
Symbol	_	_	_	_	_	_	_	_

BIT	7	6	5	4	3	2	1	0
Symbol	SPDI_							
	BIT39	BIT38	BIT37	BIT36	BIT35	BIT34	BIT33	BIT32

12.14.4 CHANNEL STATUS BITS RIGHT [15:0]

Table 61 Register address 5DH

BIT	15	14	13	12	11	10	9	8
Symbol	SPDI_ BIT15	SPDI_ BIT14	SPDI_ BIT13	SPDI_ BIT12	SPDI_ BIT11	SPDI_ BIT10	SPDI_ BIT9	SPDI_ BIT8
		-	-	-				
BIT	7	6	5	4	2	2	4	•
	-	U U	5	-	3	2	I	0

UDA1352HL

12.14.5 CHANNEL STATUS BITS RIGHT [31:16]

Table 62 Register address 5EH

BIT	15	14	13	12	11	10	9	8
Symbol	SPDI_							
	BIT31	BIT30	BIT29	BIT28	BIT27	BIT26	BIT25	BIT24

BIT	7	6	5	4	3	2	1	0
Symbol	SPDI_							
	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16

12.14.6 CHANNEL STATUS BITS RIGHT [39:32]

Table 63 Register address 5FH

BIT	15	14	13	12	11	10	9	8
Symbol	_	-	_	-	-	-	-	-

BIT	7	6	5	4	3	2	1	0
Symbol	SPDI_							
	BIT39	BIT38	BIT37	BIT36	BIT35	BIT34	BIT33	BIT32

 Table 64
 Description of register bits (two times 40 bits indicating the left and right channel status)

BIT	SYMBOL	DESCRIPTION
39 to 36	-	reserved but currently undefined
35 to 33	SPDI_BIT[35:33]	Word length. A 3-bit value indicating the word length; see Table 65.
32	SPDI_BIT[32]	Audio sample word length. A 1-bit value to indicate the maximum audio sample word length. Logic 0 indicates the maximum length is 20 bits. Logic 1 indicates the maximum length is 24 bits.
31 to 30	SPDI_BIT[31:30]	reserved
29 to 28	SPDI_BIT[29:28]	Clock accuracy. A 2-bit value indicating the clock accuracy; see Table 66.
27 to 24	SPDI_BIT[27:24]	Sampling frequency. A 4-bit value indicating the sampling frequency; see Table 67.
23 to 20	SPDI_BIT[23:20]	Channel number. A 4-bit value indicating the channel number; see Table 68.
19 to 16	SPDI_BIT[19:16]	Source number. A 4-bit value indicating the source number; see Table 69.
15 to 8	SPDI_BIT[15:8]	General information. An 8-bit value indicating general information; see Table 70.
7 to 6	SPDI_BIT[7:6]	Mode. A 2-bit value indicating mode 0; see Table 71.
5 to 3	SPDI_BIT[5:3]	Audio sampling. A 3-bit value indicating the type of audio sampling; see Table 72.
2	SPDI_BIT2	Software copyright. A 1-bit value indicating the copyright status of the software. Logic 0 indicates copyright is asserted. Logic 1 indicates no copyright is asserted.
1	SPDI_BIT1	Audio sample word. A 1-bit value indicating the type of audio sample word. Logic 0 indicates the audio sample word represents linear PCM samples. Logic 1 indicates the audio sample word is used for other purposes.
0	SPDI_BIT0	Channel status. A 1-bit value indicating consumer use of the status block. This bit is logic 0.

UDA1352HL

Table 65 Word length

	SPDI BIT34		WORD I	LENGTH
3FDI_01133	3501_01134	3-01_01133	SPDI_BIT32 = 0	SPDI_BIT32 = 1
0	0	0	word length not indicated (default)	word length not indicated (default)
0	0	1	16 bits	20 bits
0	1	0	18 bits	22 bits
0	1	1	reserved	reserved
1	0	0	19 bits	23 bits
1	0	1	20 bits	24 bits
1	1	0	17 bits	21 bits
1	1	1	reserved	reserved

Table 66 Clock accuracy

SPDI_BIT29	SPDI_BIT28	CLOCK ACCURACY
0	0	level II
0	1	level I
1	0	level III
1	1	reserved

Table 67 Sampling frequency

SPDI_BIT27	SPDI_BIT26	SPDI_BIT25	SPDI_BIT24	SAMPLING FREQUENCY
0	0	0	0	44.1 kHz
0	0	0	1	reserved
0	0	1	0	48 kHz
0	0	1	1	32 kHz
:	:	:	:	other states reserved
1	1	1	1	

UDA1352HL

Table 68 Channel number

SPDI_BIT23	SPDI_BIT22	SPDI_BIT21	SPDI_BIT20	CHANNEL NUMBER
0	0	0	0	don't care
0	0	0	1	A (left for stereo transmission)
0	0	1	0	B (right for stereo transmission)
0	0	1	1	C
0	1	0	0	D
0	1	0	1	E
0	1	1	0	F
0	1	1	1	G
1	0	0	0	Н
1	0	0	1	I
1	0	1	0	J
1	0	1	1	К
1	1	0	0	L
1	1	0	1	M
1	1	1	0	Ν
1	1	1	1	0

Table 69 Source number

SPDI_BIT19	SPDI_BIT18	SPDI_BIT17	SPDI_BIT16	SOURCE NUMBER
0	0	0	0	don't care
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

UDA1352HL

Table 70 Category code groups

SPDI_BIT[15:8]	FUNCTION
000 00000	general
Lxx xx001	laser optical products; note 1
Lxx xx010	digital-to-digital converters and signal processing products
Lxx xx011	magnetic tape or disc based products
Lxx xx100	broadcast reception of digitally encoded audio signals with video signals
Lxx x1110	broadcast reception of digitally encoded audio signals without video signals
Lxx xx101	musical instruments, microphones and other sources without copyright information
Lxx 00110	analog-to-digital converters for analog signals without copyright information
Lxx 10110	analog-to-digital converters for analog signals which include copyright information in the form of 'Cp- and L-bit status'
Lxx x1000	solid state memory based products
L10 00000	experimental products not for commercial sale
Lxx xx111	reserved
Lxx x0000	reserved, except 000 0000 and L10 00000

Note

1. Bit-L indicates the generation status of the digital audio signal. For more details, please refer to publication "IEC 60958 digital audio interface".

Table 71 Mode

SPDI_BIT7	SPDI_BIT6	MODE
0	0	mode 0
0	1	reserved
1	0	
1	1	

Table 72 Audio sampling

			AUDIO	SAMPLE
SPDI_BIT5	SPDI_BIT4	SPDI_BIT3	SPDI_BIT1 = 0	SPDI_BIT1 = 1
0	0	0	2 audio samples without pre-emphasis	default state for applications other than linear PCM
0	0	1	2 audio samples with 50/15 μs pre-emphasis	other states reserved
0	1	0	reserved (2 audio samples with pre-emphasis)	
0	1	1	reserved (2 audio samples with pre-emphasis)	
:	:	:	other states reserved	
1	1	1		

UDA1352HL

12.15 PLL status (read-out)

Table 73 Register address 68H

BIT	15	14	13	12	11	10	9	8
Symbol	_	_	-	-	-	-	_	PLL_ LOCK

BIT	7	6	5	4	3	2	1	0
Symbol	_	_	-	VCO_ TIMEOUT	_	-	-	_

Table 74 Description of register bits

BIT	SYMBOL	DESCRIPTION
15 to 9	-	reserved
8	PLL_LOCK	PLL lock. A 1-bit value indicating the PLL lock status; used with bit 4 to indicate PLL status; see Table 75.
7 to 5	-	reserved
4	VCO_TIMEOUT	VCO time-out. A 1-bit value indicating the VCO time-out status; used with bit 8 to indicate PLL status; see Table 75.
3 to 0	-	reserved

Table 75 Lock status indicators of the PLL

PLL_LOCK	VCO_TIMEOUT	FUNCTION
0	0	PLL out-of-lock
0	1	PLL time-out
1	0	PLL in lock
1	1	PLL time-out

UDA1352HL

13 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	note 1	2.7	5.0	V
T _{xtal}	crystal temperature		-25	+150	°C
T _{stg}	storage temperature		-65	+125	°C
T _{amb}	ambient temperature		-40	+85	°C
V _{esd}	electrostatic discharge voltage	Human Body Model (HBM); note 2	-2000	+2000	V
		Machine Model (MM); note 3	-200	+200	V
I _{lu(prot)}	latch-up protection current	T _{amb} = 125 °C; V _{DD} = 3.6 V	-	200	mA
I _{sc(DAC)}	short-circuit current of DAC	$T_{amb} = 0 \ ^{\circ}C; V_{DD} = 3 \ V; note 4$			
		output short-circuited to V _{SSA(DAC)}	-	20	mA
		output short-circuited to $V_{DDA(DAC)}$	_	100	mA

Notes

- 1. All V_{DD} and V_{SS} connections must be made to the same power supply.
- 2. JEDEC class 2 compliant.
- 3. JEDEC class B compliant.
- 4. DAC operation after short-circuiting cannot be warranted.

14 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	85	K/W

15 CHARACTERISTICS

 $V_{DDD} = V_{DDA} = 3.0 \text{ V}$; IEC 60958 input with $f_s = 48 \text{ kHz}$; $T_{amb} = 25 \text{ °C}$; $R_L = 5 \text{ k}\Omega$; all voltages measured with respect to ground; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies; no	ote 1				•	
V _{DDA}	analog supply voltage		2.7	3.0	3.6	V
V _{DDA(DAC)}	analog supply voltage for DAC		2.7	3.0	3.6	V
V _{DDA(PLL)}	analog supply voltage for PLL		2.7	3.0	3.6	V
V _{DDD}	digital supply voltage		2.7	3.0	3.6	V
V _{DDD(C)}	digital supply voltage for core		2.7	3.0	3.6	V
I _{DDA(DAC)}	analog supply current of DAC	power-on	-	3.3	_	mA
		power-down; clock off	-	35	_	μA
I _{DDA(PLL)}	analog supply current of PLL	at f _s = 48 kHz	-	0.5	_	mA
I _{DDD(C)}	digital supply current of core	at f _s = 48 kHz	-	9	_	mA
I _{DDD}	digital supply current	at f _s = 48 kHz	-	0.6	-	mA
P ₄₈	power consumption at	DAC in Playback mode	-	40	_	mW
	f _s = 48 kHz	DAC in Power-down mode	-	tbf	-	mW

UDA1352HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital input	ts	I				
VIH	HIGH-level input voltage		0.8V _{DDD}	_	V _{DDD} + 0.5	V
V _{IL}	LOW-level input voltage		-0.5	_	+0.2V _{DDD}	V
I _{LI}	input leakage current		_	-	10	μΑ
Ci	input capacitance		_	-	10	pF
R _{pu(int)}	internal pull-up resistance		16	33	78	kΩ
R _{pd(int)}	internal pull-down resistance		16	33	78	kΩ
Digital outp	uts					
V _{OH}	HIGH-level output voltage	$I_{OH} = -2 \text{ mA}$	$0.85V_{DDD}$	_	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA	_	-	0.4	V
I _{O(max)}	maximum output current		_	3	-	mA
Digital-to-ar	alog converter; note 2					
V _{o(rms)}	output voltage (RMS value)	$f_i = 1.0$ kHz tone at 0 dBFS; note 3	850	900	950	mV
ΔV_{o}	unbalance of output voltages	f _i = 1.0 kHz tone	_	0.1	0.4	dB
V _{ref}	reference voltage	measured with respect to V _{SSA}	$0.45V_{DDA}$	0.50V _{DDA}	0.55V _{DDA}	V
(THD+N)/S	total harmonic distortion-plus-noise to signal	$f_i = 1.0 \text{ kHz}$ tone at $f_s = 48 \text{ kHz}$				
	ratio	at 0 dBFS	-	-82	-77	dB
		at -40 dBFS; A-weighted	_	-60	-52	dB
S/N ₄₈	signal-to-noise ratio at f _s = 48 kHz	$f_i = 1.0 \text{ kHz tone; code} = 0;$ A-weighted	95	100	_	dB
α _{cs}	channel separation	f _i = 1.0 kHz tone	_	110	-	dB
SPDIF input	S	•		•		
V _{i(p-p)}	AC input voltage (peak-to-peak value)		0.2	0.5	3.3	V
R _i	input resistance		_	6	_	kΩ
V _{hys}	hysteresis voltage		_	40	-	mV
Crystal osci	llator			•		
f _{xtal}	crystal frequency		_	12.288	_	MHz
CL	load capacitance		_	22	_	pF

Notes

1. All supply pins V_{DD} and V_{SS} must be connected to the same external power supply unit.

2. When the DAC must drive a higher capacitive load (above 50 pF), a series resistor of 100 Ω must be used to prevent oscillations in the output stage of the operational amplifier.

3. The output voltage of the DAC is proportional to the DAC power supply voltage.

UDA1352HL

16 TIMING CHARACTERISTICS

 $V_{DDD} = V_{DDA} = 2.4$ to 3.6 V; $T_{amb} = -40$ to +85 °C; $R_L = 5 \text{ k}\Omega$; all voltages measured with respect to ground; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Device rese	t	I	ł			
t _{rst}	reset active time		_	250	-	μs
PLL lock tin	10	I	1			
t _{lock}	time-to-lock	f _s = 32.0 kHz	_	85.0	_	ms
		f _s = 44.1 kHz	-	63.0	_	ms
		f _s = 48.0 kHz	-	60.0	_	ms
Serial interfa	ace input/output data timing (see Fig.17)			•		
f _{BCKI}	I ² S-bus bit clock input frequency	¹ /T _{cy(BCKI)} ; note 1	-	-	128f _s	Hz
f _{вско}	I ² S-bus bit clock output frequency	¹ /T _{cy(BCKO)} ; note 1	64f _s	64f _s	64f _s	Hz
t _{BCKH}	bit clock HIGH time		30	-	_	ns
t _{BCKL}	bit clock LOW time		30	_	_	ns
t _r	rise time		-	-	20	ns
t _f	fall time		-	-	20	ns
t _{su(WS)}	word select set-up time		10	-	-	ns
t _{h(WS)}	word select hold time		10	-	-	ns
t _{su(DATAI)}	data input set-up time		10	_	-	ns
t _{h(DATAI)}	data input hold time		10	-	-	ns
t _{h(DATAO)}	data output hold time		0	-	-	ns
t _{d(DATAO-BCK)}	data output to bit clock delay		-	-	30	ns
t _{d(DATAO-WS)}	data output to word select delay		-	-	30	ns
L3-bus micr	ocontroller interface (see Figs 18 and 19)					
T _{cy(CLK)(L3)}	L3CLOCK cycle time		500	-		ns
t _{CLK(L3)H}	L3CLOCK HIGH time		250	_		ns
t _{CLK(L3)L}	L3CLOCK LOW time		250	_		ns
t _{su(L3)A}	L3MODE set-up time in address mode		190	-		ns
t _{h(L3)A}	L3MODE hold time in address mode		190	-		ns
t _{su(L3)D}	L3MODE set-up time in data transfer mode		190	_		ns
t _{h(L3)D}	L3MODE hold time in data transfer mode		190	-		ns
t _{(stp)(L3)}	L3MODE stop time in data transfer mode		190	-		ns
t _{su(L3)DA}	L3DATA set-up time in address and data transfer mode		190	-		ns
t _{h(L3)DA}	L3DATA hold time in address and data transfer mode		30	_		ns
t _{d(L3)D}	L3DATA delay time in data transfer mode		0	-	50	ns
t _{dis(L3)R}	L3DATA disable time for read data		0	_	50	ns

UDA1352HL


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I ² C-bus inte	erface timing; see Fig.20					
f _{SCL}	SCL clock frequency		0	_	400	kHz
t _{LOW}	SCL LOW time		1.3	_	_	μs
t _{HIGH}	SCL HIGH time		0.6	_	_	μs
t _r	rise time SDA and SCL	note 2	$20 + 0.1C_{b}$	_	300	ns
t _f	fall time SDA and SCL	note 2	$20 + 0.1C_{b}$	_	300	ns
t _{HD;STA}	hold time START condition	_	0.6	_	_	μs
t _{SU;STA}	set-up time repeated START condition	_	0.6	_	-	μs
t _{su;sтo}	set-up time STOP condition	_	0.6	_	_	μs
t _{BUF}	bus free time between a STOP and START condition	_	1.3	_	_	μs
t _{SU;DAT}	data set-up time	_	100	_	-	ns
t _{HD;DAT}	data hold time	_	0	_	_	μs
t _{SP}	pulse width of spikes to be suppressed by the input filter	-	0	-	50	ns
C _{L(bus)}	capacitive load for each bus line	_	_	-	400	pF


Notes

- 1. $T_{cy(BCK)}$ is the bit cycle time.
- 2. C_b is the total capacitance of one bus line in pF.




UDA1352HL






UDA1352HL



UDA1352HL

48 kHz IEC 60958 audio DAC

17 APPLICATION INFORMATION




I

UDA1352HL

48 kHz IEC 60958 audio DAC

18 PACKAGE OUTLINE

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm



SOT313-2

UDA1352HL

19 SOLDERING

19.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

19.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

19.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

19.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

UDA1352HL

19.5 Suitability of surface mount IC packages for wave and reflow soldering methods

	SOLDERING METHOD	
	WAVE	REFLOW ⁽²⁾
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable
SSOP, TSSOP, VSO	not recommended ⁽⁶⁾	suitable

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

UDA1352HL

20 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

21 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

22 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

UDA1352HL

23 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

UDA1352HL

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/02/pp64

Date of release: 2003 Mar 25

Document order number: 9397 750 10619

Let's make things better.

Philips



