
INTEGRATED CIRCUITS









UDA1360TS

FEATURES

General


- Low power consumption
- 2.4 to 3.6 V power supply
- Supports 256 and 384fs system clock
- Supports sampling frequency range of 5 to 55 kHz
- Small package size (SSOP16)
- Integrated high-pass filter to cancel DC offset
- Power-down mode
- Supports 2 V (RMS) input signals
- · Easy application
- Non-inverting ADC plus decimation filter.

Multiple format output interface

- I²S-bus and MSB-justified format compatible
- Up to 20 significant bits serial output.

Advanced audio configuration

- Stereo single-ended input configuration
- High linearity, dynamic range and low distortion.



GENERAL DESCRIPTION

The UDA1360TS is a single chip stereo Analog-to-Digital Converter (ADC) employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording functions.

The UDA1360TS supports the I²S-bus data format and the MSB-justified data format with word lengths of up to 20 bits.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Supplies								
V _{DDA}	analog supply voltage		2.4	3.0	3.6	V		
V _{DDD}	digital supply voltage		2.4	3.0	3.6	V		
I _{DDA}	analog supply current		-	9	-	mA		
I _{DDD}	digital supply current		_	3.5	-	mA		
T _{amb}	operating ambient temperature		-40	_	+85	°C		
ADC		•			•			
V _{i(rms)}	input voltage (RMS value)	see Table 1	_	1.0	-	V		
(THD + N)/S	total harmonic distortion plus	at 0 dB	_	-85	-80	dB		
	noise-to-signal ratio	at -60 dB; A-weighted	_	-37	-33	dB		
S/N	signal-to-noise ratio	V _I = 0 V; A-weighted	-	97	-	dB		
α_{cs}	channel separation		_	100	-	dB		


QUICK REFERENCE DATA

ORDERING INFORMATION

TYPE	PACKAGE				
NUMBER	NAME	DESCRIPTION	VERSION		
UDA1360TS	SSOP16	plastic shrink small outline package; 16 leads; body width 4.4 mm	SOT369-1		

UDA1360TS

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
VINL	1	left channel input
V _{ref}	2	reference voltage
VINR	3	right channel input
V _{ref(n)}	4	ADC negative reference voltage
V _{ref(p)}	5	ADC positive reference voltage
SFOR	6	data format selection input
PWON	7	power control input
SYSCLK	8	system clock input 256 or 384fs
V _{DDD}	9	digital supply voltage
V _{SSD}	10	digital ground
BCK	11	bit clock input
WS	12	word selection input
DATAO	13	data output
FSEL	14	system clock frequency select
V _{SSA}	15	analog ground
V _{DDA}	16	analog supply voltage

FUNCTIONAL DESCRIPTION

System clock

The UDA1360TS accommodates slave mode only, this means that in all applications the system devices must provide the system clock. The system frequency is selectable via the static FSEL pin, and the system clock must be locked in frequency to the digital interface input signals.

The options are $256f_s$ (FSEL = LOW) and $384f_s$ (FSEL = HIGH). The sampling frequency range is 5 to 55 kHz.

The BCK clock can be up to $128f_{s}$, or in other words the BCK frequency is 128 times the Word Select (WS) frequency or less: $f_{BCK} \leq 128 \times f_{WS}$.

Notes:

- 1. The WS edge MUST fall on the negative edge of the BCK at all times for proper operation of the digital I/O data interface.
- 2. For MSB justified formats it is important to have a WS signal with 50% duty factor.

Analog-to-Digital Converter (ADC)

The stereo ADC of the UDA1360TS consists of two 3rd-order Sigma-Delta modulators. They have a modified

Ritchie-coder architecture in a differential switched capacitor implementation. The over-sampling ratio is 128.

Fig.2 Pin configuration.

UDA1360TS

MGM968

VINI [

Vref

VINR

V_{ref(n)}

V_{ref(p)}

PWON

SYSCLK 8

SFOR 6

Input level

The overall system gain is proportional to V_{DDA} . The 0 dB input level is defined as that which gives a -1 dB FS digital output (relative to the full-scale swing). In addition, an input gain switch is incorporated with the above definitions.

The UDA1360TS front-end is equipped with a selectable 0 or 6 dB gain, in order to supports 2 V (RMS) input using a series resistor of 12 k Ω .

For the definition of the pin settings for 1 or 2 V (RMS) mode given in Table 1, it is assumed that this resistor is present as a default component.

If the 2 V (RMS) signal input is not needed, the external resistor should not be used.

UDA1360TS

16 V_{DDA} 15 V_{SSA}

14 FSEL

13 DATAO

12 WS

11 BCK

10 VSSD

9 V_{DDD}

Preliminary specification

Present

Present

Absent

Absent

Low-voltage low-power stereo audio ADC

2 V (RMS)

1 V (RMS)

1 V (RMS)

0.5 V (RMS)

RESISTORINPUT GAINMAXIMUM INPUT(12 k Ω)SWITCHVOLTAGE

0 dB

6 dB

0 dB

6 dB

 Table 1
 Application modes using input gain stage

Multiple forma	t output interface
----------------	--------------------

The UDA1360TS supports the following data output formats;

- I²S-bus with data word length of up to 20 bits
- MSB-justified serial format with data word length of up to 20 bits.

The output format can be set by the static SFOR pin. When SFOR is LOW, the I^2 S-bus is selected, when SFOR is set HIGH the MSB-justified format is selected.

The data formats are illustrated in Fig.4. Left and right data channel words are time multiplexed.

Decimation filter

The decimation from $128f_s$ is performed in two stages. The first stage realizes 3rd-order sin x/x characteristic. This filter decreases the sample rate by 16. The second stage (an FIR filter) consists of 3 half-band filters, each decimating by a factor of 2.

Table 2	DC cancellation filter characteristics

ITEM	CONDITION	VALUE (dB)
Pass-band ripple		none
Pass-band gain		0
Stop band	>0.55f _s	-60
Droop	at 0.00045f _s	0.031
Attenuation at DC	at 0.00000036f _s	>40
Dynamic range	0 to 0.45f _s	>110

Mute

On recovery from power-down, the serial data output DATAO is held LOW until valid data is available from the decimation filter. This time tracks with the sampling frequency:

Preliminary specification

UDA1360TS

$$t = \frac{12288}{f_s} = 279 \text{ ms}$$
; where $f_s = 44.1 \text{ kHz}$

Power-down mode

The PWON pin can control the power saving together with the optional gain switch for 2 V (RMS) or 1 V (RMS) input. When the PWON pin is set LOW, the ADC is set to power-down. When PWON is set to HIGH or to half the power supply, then either 6 dB gain or 0 dB gain in the analog front-end is selected.

Application modes


5

The UDA1360TS can be set to different modes using two 3-level pins and one 2-level pin. The selection of modes is given in Table 3.

Table 5 Mode Sciection Summary	Table 3	Mode selection summary
--------------------------------	---------	------------------------

PIN	V _{SS}	¹⁄₂V _{DD}	V _{DD}
SFOR	I ² S-bus	test mode	MSB
PWON	power-down	0 dB gain	6 dB gain
FSEL	256f _s	_	384f _s

UDA1360TS



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). All voltage referenced to ground, $V_{DDD} = V_{DDA} = 3 \text{ V}$; $T_{amb} = 25 \text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDD}	digital supply voltage	note 1	-	5.0	V
V _{DDA}	analog supply voltage	note 1	_	5.0	V
T _{xtal(max)}	maximum crystal temperature		_	150	°C
T _{stg}	storage temperature		-65	+125	°C
T _{amb}	operating ambient temperature		-40	+85	°C
V _{es}	electrostatic handling	note 2	-3000	+3000	V
		note 3	-300	+300	V

Notes

- 1. All V_{DD} and V_{SS} connections must be made to the same power supply.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 k Ω series resistor.
- 3. Equivalent to discharging a 200 pF capacitor via a 0.75 μH series inductor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	140	K/W

UDA1360TS

DC CHARACTERISTICS

V_{DDD} = V_{DDA} = 3 V; T_{amb} = 25 °C; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies				•		•
V _{DDA}	analog supply voltage	note 1	2.4	3.0	3.6	V
V _{DDD}	digital supply voltage	note 1	2.4	3.0	3.6	V
I _{DDA}	analog supply current	operation mode	-	9	-	mA
		power-down mode	-	3.5	-	mA
I _{DDD}	digital supply current	operation mode	-	3.5	-	mA
		power-down mode	-	0.5	-	mA
Digital input	S					
PINS BCK, FS	SEL, SYSCLK AND WS					
V _{IH}	HIGH-level input voltage		0.8V _{DDD}	_	V _{DDD} + 0.5	V
V _{IL}	LOW-level input voltage		-0.5	-	0.2V _{DDD}	V
I _{LI}	input leakage current		-	-	10	μA
Cl	input capacitance		-	-	10	pF
PINS PWON	AND SFOR					•
V _{IH}	HIGH-level input voltage		0.8V _{DDD}	-	V _{DDD} + 0.5	V
V _{IM}	MIDDLE-level input voltage		0.3V _{DDD}	-	0.7V _{DDD}	V
V _{IL}	LOW-level input voltage		-0.5	-	0.2V _{DDD}	V
Digital output	ıt; Pin DATAO		·			
V _{OH}	HIGH-level output voltage	I _{OH} = -2 mA	0.85V _{DDD}	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA	-	-	0.4	V
Analog				•	•	
V _{ref}	reference voltage	referenced to V _{SSA}	0.45V _{DDA}	0.5V _{DDA}	0.55V _{DDA}	V
R _I	input resistance		-	12	-	kΩ
CI	input capacitance		_	20	_	pF

Note

1. All power supply pins (V_{DD} and V_{SS}) must be connected to the same external power supply unit.

UDA1360TS

AC CHARACTERISTICS (ANALOG)

 $V_{DDD} = V_{DDA} = 3 \text{ V}$; $f_i = 1 \text{ kHz}$; $T_{amb} = 25 \text{ °C}$; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V _{i(rms)}	input voltage (RMS value)	see Table 1	1.0	-	V
ΔV_i	unbalance between channels		0.1	-	dB
(THD + N)/S	total harmonic distortion plus	at 0 dB	-85	-80	dB
	noise-to-signal ratio	at -60 dB; A-weighted	-37	-33	dB
S/N	signal-to-noise ratio	V _I = 0 V; A-weighted	97	-	dB
α_{cs}	channel separation		100	-	dB
PSRR	power supply rejection ratio		30	_	dB

AC CHARACTERISTICS (DIGITAL)

 $V_{DDD} = V_{DDA} = 2.7$ to 3.6 V; $T_{amb} = -20$ to +85 °C; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Timing				•		
T _{sys}	clock cycle	$f_{sys} = 256 f_s$	71	89	782	ns
		$f_{sys} = 384 f_s$	47	59	522	ns
t _{CWL}	f _{sys} LOW-level pulse width		0.4T _{sys}	-	0.6T _{sys}	ns
t _{CWH}	f _{sys} HIGH-level pulse width		0.4T _{sys}	-	0.6T _{sys}	ns
Serial data t	iming (see Fig.3)	-		•		
T _{cy}	bit clock cycle		¹∕ ₆₄ fs	-	-	ns
t _{BCK(H)}	bit clock HIGH time		100	-	-	ns
t _{BCK(L)}	bit clock LOW time		100	-	-	ns
t _r	rise time		-	-	20	ns
t _f	fall time		_	-	20	ns
t _{d;DAT}	data output delay time (from BCK falling edge)		-	-	80	ns
t _{d;DAT(WS)}	data output delay time (from WS edge)	MSB-justified format	-	-	80	ns
t _{h;DAT}	data output hold time		0	-	-	ns
t _{s;WS}	word selection set-up time		20	-	-	ns

UDA1360TS


MGM970 B2 MSB LSB MSB SB B **MSB-JUSTIFIED FORMAT** 1²S-BUS FORMAT RIGHT RIGHT Fig.4 Serial interface formats. B2 MSB B2 LSB č LEFT LEFT B2 MSB B2 MSB DATA BCK BCK WS WS

Low-voltage low-power stereo audio ADC

I

UDA1360TS


APPLICATION INFORMATION



SOT369-1

Low-voltage low-power stereo audio ADC

PACKAGE OUTLINE



UDA1360TS

95-02-04

99-12-27

 \square

SOT369-1

MO-152

UDA1360TS

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

UDA1360TS

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽¹⁾	
BGA, SQFP	not suitable	suitable	
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable	
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable	

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

UDA1360TS

NOTES

UDA1360TS

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6. A-1101 WIEN. P.O. Box 213. Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381. Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161. Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG. Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838, Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Middle East: see Italy Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italv South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor. 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Argues Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 2000

SCA 69

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/25/02/pp16

Date of release: 2000 Feb 08

Document order number: 9397 750 05031

Let's make things better.

Philips



