

UDA1384 Multichannel audio coder-decoder Rev. 02 — 17 January 2005 Product data sheet

1. General description

The UDA1384 is a single-chip consisting of 4 plus 1 Analog-to-Digital Converters (ADC) and 6 Digital-to-Analog Converters (DAC) with signal processing features employing bitstream conversion techniques. The multichannel configuration makes the device eminently suitable for use in digital audio equipment which incorporates surround feature.

The UDA1384 supports conventional 2 channels per line data transfer conformable to the I 2S-bus format with word lengths of up to 24 bits, the MSB-justified format with word lengths of up to 24 bits and the LSB-justified format with word lengths of 16 bits, 20 bits and 24 bits, as well as 4 channels to 6 channels per line transfer mode. The device also supports a combination of the MSB-justified output format and the LSB-justified input format. The UDA1384 has special sound processing features in the Direct Stream Digital (DSD) playback mode, de-emphasis, volume and mute which can be controlled via the L3-bus or I²C-bus interface.

2. Features

2.1 General

- 2.7 V to 3.6 V power supply
- 5 V tolerant digital inputs
- 24-bit data path
- Selectable control: via L3-bus or I²C-bus microcontroller interface
- Supports sample frequency ranges for:
	- \blacklozenge Audio ADC: $f_s = 16$ kHz to 100 kHz
	- \blacklozenge Voice ADC: $f_s = 7$ kHz to 50 kHz
	- \blacklozenge Audio DAC: $f_s = 16$ kHz to 200 kHz
- Separate power control for ADC and DAC
- ADC plus integrated high-pass filter to cancel DC offset
- Integrated digital filter plus DAC
- Slave mode only applications
- Easy application

PHILIPS

2.2 Multiple format data interface

- Audio interface supports standard I²S-bus, MSB-justified, LSB-justified and two multichannel formats
- Voice interface supports I²S-bus and mono channel formats

2.3 Digital sound processing

- Control via L3-bus or I²C-bus:
	- ◆ Channel independent digital logarithmic volume
	- \blacklozenge Digital de-emphasis for $f_s = 32$ kHz, 44.1 kHz, 48 kHz or 96 kHz
	- ◆ Soft or quick mute
	- ◆ Output signal polarity control

2.4 Advanced audio configuration

- Inputs:
	- \triangle 4 single-ended audio inputs (2 \times stereo) with programmable gain amplifiers
	- ◆ 1 single-ended voice input
- Outputs:
	- \triangle 6 differential audio outputs (3 \times stereo)
- DSD mode to support stereo DSD playback
- High linearity, wide dynamic range and low distortion
- DAC digital filter with selectable sharp or soft roll-off

3. Applications

■ Excellently suitable for multichannel home audio-video application

4. Quick reference data

Table 1: Quick reference data

 $V_{DDD} = V_{DDA(AD)} = V_{DDA(DA)} = 3.3$ V; T_{amb} = 25 °C; R_L = 22 kΩ; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

Multichannel audio coder-decoder

Table 1: Quick reference data …continued

 $V_{DDD} = V_{DNA(AD)} = V_{DNA(DA)} = 3.3 V; T_{amb} = 25 °C; R_L = 22 k\Omega;$ all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

[1] The input voltage can be up to 2 V (RMS) when the current through the ADC input pin is limited to approximately 1 mA by using a series resistor.

[2] The input voltage to the ADC scales proportionally with the power supply voltage.

5. Ordering information

Multichannel audio coder-decoder

6. Block diagram

Multichannel audio coder-decoder

7. Pinning information

7.1 Pinning

7.2 Pin description

Multichannel audio coder-decoder

[1] See Table 4.

Table 4: Pin types

8. Functional description

8.1 System clock

The UDA1384 operates in slave mode only; this means that in all applications the system must provide either the system clock (the bit clock for the voice ADC) or the word clock.

The audio ADC part, the voice ADC part and the DAC part can operate at different sampling frequencies (DAC-WS and ADC-WS modes) as well as a common frequency (SYSCLK, WSDA and DSD modes).

The voice ADC part supports a sampling frequency up to 50 kHz and the audio ADC supports a sampling frequency up to 100 kHz. The DAC sampling frequency range is extended up to 200 kHz with the range above 100 kHz being supported through 192 kHz sampling mode, which halves the oversampling ratio of SYSCLK and internal clocks.

The mode of operation of the audio and voice channels can be set via the L3-bus or 1²C-bus microcontroller interface and are summarized in Table 5 and Table 6.

When applied, the system clock must be locked in frequency to the corresponding digital interface clocks.

The voice ADC part can either receive or generate the WSV signal as shown in Table 6.

Mode	Audio ADC		Audio DAC					
	Clock	Frequency	Clock	Frequency				
SYSCLK	SYSCLK	$256f_s$, $384f_s$, $512f_s$ or $768f_s$	SYSCLK	$256f_s$, $384f_s$, $512f_s$ or $768f_s$				
			SYSCLK	128f _s , 192f _s , 256f _s or 384f _s ; 192 kHz sampling mode				
DAC-WS	SYSCLK	$256f_s$, $384f_s$, $512f_s$ or $768f_s$	WSDA	$1f_{\rm s}$				
ADC-WS	WSAD	1f、	SYSCLK	$256f_s$, $384f_s$, $512f_s$ or $768f_s$				
			SYSCLK	128f _s , 192f _s , 256f _s or 384f _s ; 192 kHz sampling mode				
WSDA	WSDA	1 f_s	WSDA	1 $f_{\rm g}$				
DSD	SYSCLK	44.1 kHz \times 512	SYSCLK	44.1 kHz \times 512				

Table 5: Audio ADC and DAC operating clock mode

Table 6: Voice ADC operating clock mode

8.2 Audio analog-to-digital converter (audio ADC)

The audio analog-to-digital front-end of the UDA1384 consists of 4-channel single-ended ADCs with programmable gain stage (from 0 dB to 24 dB with 3 dB steps), controlled via the microcontroller interface. Using the PGA feature, it is possible to accept an input signal of 900 mV (RMS) or 1.8 V (RMS) if an external resistor of 10 kΩ is used in series. The schematic of audio ADC front-end is shown in Figure 3.

8.3 Voice Analog-to-Digital Converter (voice ADC)

The voice analog-to-digital front-end of the UDA1384 consists of a single-channel single-ended ADC with a fixed gain (26 dB) Low Noise Amplifier (LNA). Together with the digital variable gain amplification stage, the voice ADC provides optimal processing and reproduction of the microphone signal. The supported sampling frequency range is from 7 kHz to 50 kHz. Power-down of the LNA and the ADC can be controlled separately.

8.4 Decimation filter of audio ADC

The decimation from 64f_s is performed in two stages. The first stage realizes $\left(\frac{\sin x}{x}\right)^{\!4}$

characteristics with a decimation factor of 8. The second stage consists of three half-band filters, each decimating by a factor of 2. The filter characteristics are shown in Table 7.

Item	Condition	Value (dB)
Pass-band ripple	Of _s to $0.45f_s$	± 0.01
Pass-band droop	0.45f _s	-0.2
Stop band	$> 0.55f_{s}$	-70
Dynamic range	Of _s to $0.45f_s$	>135

Table 7: Decimation filter characteristics (audio ADC)

8.5 Decimation filter of voice ADC

The voice ADC decimation filter is realized with the combination of a Finite Impulse Response (FIR) filter and Infinite Impulse Response (IIR) filter for shorter group delay. The filter characteristics are shown in Table 8. During the power-on sequence, the output of the ADC is hard muted for a certain period. This hard-mute time can be chosen between 1024 samples and 2048 samples.

iapi c v.	Decimation inter characteristics (YOICE ADO)	
Item	Condition	Value (dB)
Pass-band ripple	Of _s to $0.45f_s$	± 0.05
Pass-band droop	0.45f _s	-0.2
Stop band	$> 0.55f_{s}$	-65
Dynamic range	Of _s to $0.45f_s$	>110

Table 8: Decimation filter characteristics (voice ADC)

8.6 Interpolation filter of DAC

The digital interpolation filter interpolates from $1f_s$ to $128f_s$ (or to $64f_s$ in the 192 kHz sampling mode) by cascading FIR filters, and has two sets of filter coefficients for sharp and slow roll-off as given in Table 9 and Table 10.

Table 10: Interpolation filter characteristics (slow roll-off)

8.7 Noise shaper of DAC

The 3rd-order noise shaper operates at either $128f_s$ or $64f_s$ (in the 192 kHz sampling mode), and converts the 24-bit input signal into a 5-bit signal stream. The noise shaper shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved.

8.8 Digital mixer

The UDA1384 has 6 digital mixers inside the interpolator (see Figure 4). The ADC signals can be mixed with the I²S-bus input signals. The mixing of the ADC signals can be selected by the bits MIX[1:0].

Multichannel audio coder-decoder

8.9 Audio digital-to-analog converters

The audio digital-to-analog front-end of the UDA1384 consists of 6-channel differential SDACs: an SDAC is a multi-bit DAC based upon switched resistors. To minimize data dependent modulation effects, a Dynamic Element Matching (DEM) algorithm scrambler circuit and DC current compensation circuit are implemented with the SDAC.

8.10 Power-on reset

The UDA1384 has an internal power-on reset circuit which initializes the device (see Figure 5). All the digital sound processing features and the system controlling features are set to their default values in the L3-bus and the I²C-bus modes.

The reset time (see Figure 6) is determined by an external capacitor which is connected between pin V_{ref} and ground. The reset time should be at least 250 μ s for V_{ref} < 1.25 V. When $V_{DDA(AD)}$ is switched off, the device will be reset again for V_{ref} < 0.75 V.

During the reset time, the system clock should be running.

8.11 Audio digital interface

The following audio formats can be selected via the microcontroller interface:

- **•** I 2S-bus format with data word length of up to 24 bits
- **•** MSB-justified format with data word length of up to 24 bits
- **•** LSB-justified format with data word length of 16 bits, 20 bits or 24 bits
- **•** Multichannel formats with data word length of 20 bits or 24 bits. The used data lines are DATAAD1 and DATADA1 and the sampling frequency must be below 50 kHz

The formats are illustrated in Figure 7 and Figure 8.

Multichannel audio coder-decoder

Multichannel audio coder-decoder

8.12 Voice digital interface

The following voice formats can be selected via the microcontroller interface:

- **•** I 2S-bus format with data word length of up to 20 bits. The left and the right channels contain the same data.
- **•** Mono channel format with data word length of up to 20 bits.

The formats are illustrated in Figure 9.

8.13 DSD mode

The UDA1384 can receive 2.8224 MHz DSD signals and generate 88.2 kHz multibit PCM signals as well as analog signal outputs. The configuration of the UDA1384 in the DSD mode is shown in Figure 10.

8.14 Microcontroller interface mode

The microcontroller interface mode can be selected as shown in Table 11:

- **•** L3-bus mode when pin I2C_L3 = LOW
- **•** I 2C-bus mode when pin I2C_L3 = HIGH

Table 11: Pin function in the L3-bus or I2C-bus mode

Table 12: QMUTE

All the features are accessible with the $1²C$ -bus interface protocol as with the L3-bus interface protocol.

The detailed description of the device operation in the L3-bus mode and $12C$ -bus mode is given in Section 9 and Section 10, respectively.

9. L3-bus interface

9.1 General

The UDA1384 has an L3-bus microcontroller interface and all the digital sound processing features and various system settings can be controlled by a microcontroller.

The exchange of data and control information between the microcontroller and the UDA1384 is LSB first and is accomplished through a serial hardware L3-bus interface comprising the following pins:

- **•** MCCLK: clock line with signal L3CLOCK
- **•** MCDATA: data line with signal L3DATA
- **•** MCMODE: mode line with signal L3MODE

The L3-bus format has two modes of operation:

- **•** Address mode
- **•** Data transfer mode

The address mode is used to select a device for a subsequent data transfer. The address mode is characterized by signal L3MODE = LOW and a burst of 8 pulses for signal L3CLOCK, accompanied by 8 bits (see Figure 11).

The data transfer mode is characterized by signal $L3MODE = HIGH$ and is used to transfer one or more bytes representing a register address, instruction or data.

Basically, two types of data transfers can be defined:

- **•** Write action: data transfer **to** the device
- **•** Read action: data transfer **from** the device.

9.2 Device addressing

The device address consists of one byte with:

- **•** Data Operating Mode (DOM) bits 0 and 1 representing the type of data transfer (see Table 13)
- **•** Address bits 2 to 7 representing a 6-bit device address. The address of the UDA1384 is 01 0100 (bits 2 to 7).

Table 13: Selection of data transfer

9.3 Register addressing

After sending the device address (including DOM bits), indicating whether the information is to be read or written, one data byte is sent using bit 0 to indicate whether the information will be read or written and bits 1 to 7 for the destination register address.

Basically, there are 3 methods for register addressing:

- 1. Addressing for write data: bit 0 is logic 0 indicating a write action to the destination register, followed by bits 1 to 7 indicating the register address (see Figure 11).
- 2. Addressing for prepare read: bit is logic 1, indicating that data will be read from the register (see Figure 12).
- 3. Addressing for data read action. Here, the device returns a register address prior to sending data from that register. When bit 0 is logic 0, the register address is valid; when bit 0 is logic 1, the register address is invalid (see Figure 12).

Multichannel audio coder-decoder

9.4 Data write mode

The data write mode is explained in the signal diagram of Figure 11. For writing data to a device, 4 bytes must be sent (see Table 14):

- 1. Byte 1 starting with '01' for signalling the write action to the device, followed by the device address '01 0100'
- 2. Byte 2 starting with a '0' for signalling the write action, followed by 7 bits indicating the destination address in binary format with bit A6 being the MSB and bit A0 being the LSB
- 3. Byte 3 with bit D15 being the MSB
- 4. Byte 4 with bit D0 being the LSB

It should be noted that each time a new destination register address needs to be written, the device address must be sent again.

9.5 Data read mode

To read data from the device, a prepare read must first be done and then data read. The data read mode is explained in the signal diagram of Figure 12.

For reading data from a device, the following 6 bytes are involved (see Table 15):

- 1. Byte 1 with the device address, including '01' for signalling the write action to the device.
- 2. Byte 2 is sent with the register address from which data needs to be read. This byte starts with a '1', which indicates that there will be a read action from the register, followed by 7 bits for the destination address in binary format, with bit A6 being the MSB and bit A0 being the LSB.
- 3. Byte 3 with the device address, including '11' is sent to the device. The '11' indicates that the device must write data to the microcontroller.
- 4. Byte 4 sent by the device to the bus, with the (requested) register address and a flag bit indicating whether the requested register was valid (bit is logic 0) or invalid (bit is logic 1).
- 5. Byte 5 sent by the device to the bus, with the data information in binary format, with bit D15 being the MSB.
- 6. Byte 6 sent by the device to the bus, with the data information in binary format, with bit D0 being the LSB.

10. I2C-bus interface

10.1 General

The UDA1384 has an I²C-bus microcontroller interface. All the features are accessible with the I²C-bus interface protocol. In the I²C-bus mode, the DAC mute function is accessible via pin MCMODE with signal QMUTE.

The exchange of data and control information between the microcontroller and the UDA1384 is accomplished through a serial hardware interface comprising the following pins as shown in Table 11:

- **•** MCCLK: clock line with signal SCL
- **•** MCDATA: data line with signal SDA

10.2 Characteristics of the I2C-bus

The bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to the supply voltage V_{DD} via a pull-up resistor when connected to the output stages of a microcontroller. For a 400 kHz IC, the recommendation for this type of bus from Philips Semiconductors must be followed (e.g. up to loads of 200 pF on the bus a pull-up resistor can be used, between 200 pF and 400 pF a current source or switched resistor must be used). Data transfer can only be initiated when the bus is not busy.

10.3 Bit transfer

One data bit is transferred during each clock pulse (see Figure 13). The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals. The maximum clock frequency is 400 kHz.

To be able to run on this high frequency, all the inputs and outputs connected to this bus must be designed for this high-speed I²C-bus according to the Philips specification.

10.4 Byte transfer

Each byte (8 bits) is transferred with the MSB first (see Table 16).

10.5 Data transfer

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves.

10.6 Start and stop conditions

Both data and clock line will remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as a start condition (S); see Figure 14. A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as a stop condition (P).

10.7 Acknowledgment

The number of data bits transferred between the start and stop conditions from the transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit (see Figure 15). At the acknowledge bit the data line is released by the master and the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed, must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

10.8 Device address

Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always done with byte 1 transmitted after the start procedure. The UDA1384 acts as a slave receiver or a slave transmitter.

Therefore, the clock signal SCL is only an input signal. The data signal SDA is a bidirectional line. The UDA1384 device address is shown in Table 17.

Table 17: I2C-bus device address of UDA1384

Device address									
A ₆	mə	A4	7NJ	МZ.		Aι			
							U/1		

10.9 Register address

The register addresses in the I²C-bus mode are the same as in the L3-bus mode. The register addresses are defined in Section 11.

10.10 Write and read data

The I²C-bus configurations for a write and read cycle are shown in Table 18 and Table 19, respectively.

The write cycle is used to write groups of two bytes to the internal registers for the settings. It is also possible to read the registers for the device status information.

10.11 Write cycle

The I²C-bus configuration for a write cycle is shown in Table 18. The write cycle is used to write the data to the internal registers. The device and register addresses are one byte each, the setting data is always a pair of two bytes.

The format of the write cycle is as follows:

- 1. The microcontroller starts with a start condition (S).
- 2. The first byte (8 bits) contains the device address '0011 000' and a logic 0 (write) for the R/W bit.
- 3. This is followed by an acknowledge (A) from the UDA1384.
- 4. After this the microcontroller writes the 8-bit register address (ADDR) where the writing of the register content of the UDA1384 must start.
- 5. The UDA1384 acknowledges this register address (A).
- 6. The microcontroller sends 2 bytes data with the Most Significant (MS) byte first and then the Least Significant (LS) byte. After each byte an acknowledge is followed from the UDA1384.
- 7. If repeated groups of 2 bytes data are transmitted, then the register address is auto incremented. After each byte an acknowledge is followed from the UDA1384.
- 8. Finally, the UDA1384 frees the $1²C$ -bus and the microcontroller can generate a stop condition (P).

Table 18: Master transmitter writes to UDA1384 registers in the I2C-bus mode

[1] Auto increment of register address.

10.12 Read cycle

The read cycle is used to read the data values from the internal registers. The I²C-bus configuration for a read cycle is shown in Table 19.

The format of the read cycle is as follows:

- 1. The microcontroller starts with a start condition (S).
- 2. The first byte (8 bits) contains the device address '0011 000' and a logic 0 (write) for the R/\overline{W} bit.
- 3. This is followed by an acknowledge (A) from the UDA1384.
- 4. After this the microcontroller writes the 8-bit register address (ADDR) where the reading of the register content of the UDA1384 must start.
- 5. The UDA1384 acknowledges this register address.
- 6. Then the microcontroller generates a repeated start (Sr).
- 7. Then the microcontroller generates the device address '0011 000' again, but this time followed by a logic 1 (read) of the R/\overline{W} bit. An acknowledge is followed from the UDA1384.
- 8. The UDA1384 sends 2 bytes data with the Most Significant (MS) byte first and then the Least Significant (LS) byte. After each byte an acknowledge is followed from the microcontroller (master).
- 9. If repeated groups of 2 bytes are transmitted, then the register address is auto incremented. After each byte an acknowledge is followed from the microcontroller.
- 10.The microcontroller stops this cycle by generating a Negative Acknowledge (NA).
- 11.Finally, the UDA1384 frees the I2C-bus and the microcontroller can generate a stop condition (P).

Table 19: Master transmitter reads from the UDA1384 registers in the I2C-bus mode

	Device address	R/\overline{W}		Register address			Device address			$\overline{\mathsf{R/N}}$ Data 1		Data $2^{[1]}$		Data n [1]							
	0011 000 0						$ A $ ADDR $ A $ Sr 0011 000 1 A		MS ₁ A		LS ₁	A	MS ₂ A		L S2	A	MSn A		LSn	NA	
$A =$ acknowledge from UDA1384								$A =$ acknowledge from master													

[1] Auto increment of register address.

11. Register mapping

In this chapter the register addressing and mapping of the microcontroller interface of the UDA1384 is given.

In Table 20 an overview of the register mapping is given.

In Table 21 the actual register mapping is given and the register definitions are explained in Section 11.3 to Section 11.14.

11.1 Address mapping

Multichannel audio coder-decoder

Multichannel audio coder-decoder

Product data sheet 26 of 55 Rev. 02 — 17 January 2005 26 of 55 26 of 55

11.3 System settings

Table 23: Description of system register bits

 $0 = state$ is power-off (default)

Table 24: Voice ADC sampling frequency bits

Table 25: System clock frequency bits

Table 26: Operating mode bits

Table 27: Audio ADC and DAC sampling frequency bits

11.4 Audio ADC and DAC subsystem settings

Table 28: Audio ADC and DAC subsystem register (address 01h) bit allocation

Table 29: Description of the audio ADC and DAC subsystem register bit

Table 31: Data interface selection bits

11.5 Voice ADC system settings

Table 32: Voice ADC system register (address 02h) bit allocation

Table 33: Description of the voice ADC system register bits

Multichannel audio coder-decoder

Table 34: BCK frequency of voice ADC bits

Table 35: Voice ADC high-pass filter setting bits

11.6 Status output register

Table 36: Status output register (address 0Fh) bit allocation

Table 37: Description of status output register bits

11.7 DAC channel selection

Table 38: DAC channel select register (address 10h) bit allocation

Table 39: Description of DAC channel select register bits

Table 40: DAC mixer setting bits

Table 41: DAC channel and mixing channel selection bits

Table 42: Feature selection bits

11.8 DAC features settings

Table 43: DAC features register (address 11h) bit allocation

Table 44: Description of DAC features register bits

Table 45: Input channel selection bits

Table 46: De-emphasis bits

Table 47: Interpolator volume control bits

11.9 DAC channel 1 to channel 6 settings

All the DAC features which are written in register 11h are copied into the odd channel registers.

All the DAC features which are written in register 11h are copied into the even channel registers, except the bits ICS[1:0].

Table 49: DAC channel 2, 4 and 6 registers (address 13h, 15h and 17h) bit allocation

Access

11.10 DAC mixing channel settings

All the DAC features which are written in register 11h are copied into the odd mixing channel registers, except the bits DE[2:0].

Table 50: DAC mixing channel 1, 3 and 5 registers (address 18h, 1Ah and 1Ch) bit allocation

Bit	15	14	13	12	11	10	9	8					
Symbol	ICS ₁	ICS ₀	$\overline{}$	٠	$\overline{}$	PD	MT	QM					
Reset	0	0	0	Ω	0	$\mathbf 0$	0	0					
Access	read and write												
Bit	$\overline{7}$	6	5	4	3	$\overline{2}$	1	$\bf{0}$					
Symbol	VC7	VC ₆	VC ₅	VC4	VC ₃	VC ₂	VC ₁	VC ₀					
Reset	0	0	0	0	0	0	0	0					
Access					read and write								

All the DAC features which are written in register 11h are copied into the even channel registers, except the bits ICS[1:0] and DE[2:0].

Table 51: DAC mixing channel 2, 4 and 6 registers (address 19h, 1Bh and 1Dh) bit allocation

Bit	15	14	13	12	11	10	9	8					
Symbol	$\overline{}$	$\overline{}$	$\overline{}$	٠	$\overline{}$	PD	МT	QM					
Reset	0	0	0	0	0	0	0	0					
Access	read and write												
Bit	7	6	5	4	3	$\overline{2}$	1	$\bf{0}$					
Symbol	VC7	VC6	VC ₅	VC4	VC ₃	VC ₂	VC ₁	VC ₀					
Reset	0	0	0	0	0	0	0	0					
Access	read and write												

11.11 Audio ADC 1 and ADC 2 input amplifier gain settings

Table 53: Description of audio ADC input amplifier gain register bits

Table 54: Audio ADC input amplifier gain bits

11.12 Voice ADC gain settings

Table 55: Voice ADC input amplifier gain register (address 21h) bit allocation

Table 56: Description of voice ADC input amplifier gain register bits

Table 57: Voice ADC input amplifier gain bits

11.13 Supplemental settings 1

Table 58: Supplemental settings 1 register (address 30h) bit allocation

Table 59: Description of supplemental settings 1 register bits

11.14 Supplemental settings 2

Table 60: Supplemental settings 2 register (address 31h) bit allocation

Table 61: Description of supplemental settings 2 register bits

 $0 =$ mute for 2048 samples (2048/f_s; default)

Multichannel audio coder-decoder

Table 62: DAC dither control bits

12. Limiting values

Table 63: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

[1] All supply connections must be made to the same power supply.

[2] ESD behavior is tested in accordance with JEDEC II standard:

a) Human Body Model (HBM); equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

b) Machine Model (MM); equivalent to discharging a 200 pF capacitor through a 0.75 µH series inductor.

13. Thermal characteristics

Table 64: Thermal characteristics

14. Static characteristics

Table 65: Characteristics

 V_{DDD} = $V_{DDA(AD)}$ = $V_{DDA(DA)}$ = 3.3 V; T_{amb} = 25 °C; R_L = 22 kΩ; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

Table 65: Characteristics …continued

 $V_{DDD} = V_{DNA(AD)} = V_{DNA(DA)} = 3.3 V; T_{amb} = 25 °C; R_L = 22 k\Omega;$ all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

[1] All supply connections must be made to the same power supply unit.

15. Dynamic characteristics

Table 66: Characteristics

 V_{DDD} = $V_{DDA(AD)}$ = $V_{DDA(DA)}$ = 3.3 V; f_i = 1 kHz; T_{amb} = 25 °C; R_L = 22 kΩ; sampling frequency f_s = 48 kHz; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

channels

Multichannel audio coder-decoder

Table 66: Characteristics …continued

 V_{DDD} = $V_{DDA(AD)}$ = $V_{DDA(DA)}$ = 3.3 V; f_i = 1 kHz; T_{amb} = 25 °C; R_L = 22 kΩ; sampling frequency f_s = 48 kHz; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

Table 66: Characteristics …continued

 V_{DDD} = $V_{DDA(AD)}$ = $V_{DDA(DA)}$ = 3.3 V; f_i = 1 kHz; T_{amb} = 25 °C; R_L = 22 kΩ; sampling frequency f_s = 48 kHz; all voltages referenced to ground (pins V_{SS}); unless otherwise specified.

[1] The input voltage can be up to 2 V (RMS) when the current through the ADC input pin is limited to approximately 1 mA by using a series resistor.

[2] The input voltage to the ADC scales proportionally with the power supply voltage.

15.1 Timing

Table 67: Timing

 $V_{DDD} = V_{DNA(AD)} = V_{DNA(AD)} = 2.7 V$ to 3.6 V; $T_{amb} = -20 °C$ to +85 °C; typical timing specified at sampling frequency $f_s = 48$ kHz; unless otherwise specified.

I 2S-bus interface

Serial data of audio ADC and DAC (see Figure 17)

Multichannel audio coder-decoder

Table 67: Timing …continued

 $V_{DDD} = V_{DNA(AD)} = V_{DNA(AD)} = 2.7 V$ to 3.6 V; $T_{amb} = -20 °C$ to +85 °C; typical timing specified at sampling frequency $f_s = 48$ kHz; unless otherwise specified.

Multichannel audio coder-decoder

Table 67: Timing …continued

 $V_{DDD} = V_{DNA(AD)} = V_{DNA(AD)} = 2.7 V$ to 3.6 V; $T_{amb} = -20 °C$ to +85 °C; typical timing specified at sampling frequency $f_s = 48$ kHz; unless otherwise specified.

[1] The system clock should not exceed 58 MHz in any mode.

[2] The bit clock frequency should not exceed 256 times the corresponding sampling frequency.

[3] C_b is the total capacitance for each bus line.

[4] To be suppressed by the input filter.

Multichannel audio coder-decoder

16. Test information

16.1 Quality information

The General Quality Specification for Integrated Circuits, SNW-FQ-611 is applicable.

Multichannel audio coder-decoder

17. Package outline

Fig 21. Package outline SOT307-2 (QFP44)

18. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

19. Soldering

19.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

19.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- **•** below 225 °C (SnPb process) or below 245 °C (Pb-free process)
	- **–** for all BGA, HTSSON..T and SSOP..T packages
	- **–** for packages with a thickness ≥ 2.5 mm
	- **–** for packages with a thickness < 2.5 mm and a volume ≥ 350 mm3 so called thick/large packages.
- **•** below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

19.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

9397 750 14366 © Koninklijke Philips Electronics N.V. 2005. All rights reserved.

- **•** Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- **•** For packages with leads on two sides and a pitch (e):
	- **–** larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
	- **–** smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

19.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

19.5 Package related soldering information

Table 68: Suitability of surface mount IC packages for wave and reflow soldering methods

[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C \pm 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

20. Revision history

Table 69: Revision history

21. Data sheet status

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

22. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

23. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

24. Contact information

For additional information, please visit: **http://www.semiconductors.philips.com** For sales office addresses, send an email to: **sales.addresses@www.semiconductors.philips.com**

Multichannel audio coder-decoder

25. Contents

© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract,

Date of release: 17 January 2005 Document number: 9397 750 14366

Published in The Netherlands

