INTEGRATED CIRCUITS

DATA SHEET **UMA1021M** Low-voltage frequency synthesizer for radio telephones

Product specification Supersedes data of 1996 Aug 28 File under Integrated Circuits, IC17 1999 Jun 17







UMA1021M

FEATURES

- Low phase noise
- Low current from 3 V supply
- Fully programmable main divider
- 3-line serial interface bus
- Independent fully programmable reference divider, driven from external crystal oscillator
- · Dual charge pump outputs
- Hard and soft power-down control.

APPLICATIONS

- 900 MHz and 2 GHz mobile telephones
- · Portable battery-powered radio equipment.

GENERAL DESCRIPTION

The UMA1021M BICMOS device integrates a prescaler, programmable dividers, and a phase comparator to implement a phase-locked loop.

The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 3 V supplies.

The synthesizer operates at RF input frequencies up to 2.2 GHz, with a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog (charge-pump) and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. V_{DD1} and V_{DD2} must also be at the same potential (V_{DD}). V_{CC} must be equal to or greater than V_{DD} (e.g. $V_{DD} = 3 V$ and $V_{CC} = 5 V$ for wider VCO control voltage range).

The phase detector has two charge-pump outputs, CP and CPF, the latter of which is enabled directly at pin FAST. This permits the design of adaptive loops. The charge pump currents (phase detector gain) are fixed by an external resistance at pin I_{SET} and via the serial interface. Only a passive loop filter is necessary; the charge pumps function within a wide voltage compliance range to improve the overall system performance.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD}	digital supply voltage	$V_{DD1} = V_{DD2};$ $V_{CC} \ge V_{DD}$	2.7	-	5.5	V
V _{CC}	charge-pump supply voltage	$V_{CC} \ge V_{DD}$	2.7	-	5.5	V
I _{DD} + I _{CC}	supply current		-	10	-	mA
I _{CC(pd)} + I _{DD(pd)}	total supply current in power-down mode		-	5	-	μA
f _{RF}	RF input frequency		300	-	2200	MHz
f _{xtal}	crystal reference input frequency		3	-	35	MHz
f _{PC}	phase comparator frequency		-	200	-	kHz
T _{amb}	operating ambient temperature		-30	-	+85	°C

QUICK REFERENCE DATA

ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
UMA1021M	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1

BLOCK DIAGRAM



UMA1021M

PINNING

SYMBOL	PIN	DESCRIPTION
FAST	1	enable input for fast charge-pump output CPF
CPF	2	fast charge-pump output
СР	3	normal charge-pump output
V _{DD2}	4	power supply 2
V _{SS3}	5	ground 3
RFI	6	2 GHz main divider input
V _{SS2}	7	ground 2
POL	8	digital input to select polarity of power-on inputs (PON and sPON): POL = 0 for active LOW and POL = 1 for active HIGH
PON	9	power-on input
V _{SS1}	10	ground 1
CLK	11	programming bus clock input
DATA	12	programming bus data input
Ē	13	programming bus enable input
V _{DD1}	14	power supply 1
XTALB	15	complementary crystal frequency input from TCXO; if not used should be decoupled to ground
XTALA	16	crystal frequency input from TCXO; if not used should be decoupled to ground
GND(CP)	17	ground for charge-pump
V _{CC}	18	supply for charge-pump
I _{SET}	19	external resistor from this pin to ground sets the charge-pump currents
LOCK	20	out-of-lock detector output




Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

Main divider

The main divider is clocked at pin RFI by the RF signal which is AC-coupled from an external VCO. The divider operates with signal levels from 50 to 225 mV (RMS), and at frequencies from 300 MHz to 2.2 GHz. It consists of a fully programmable bipolar prescaler followed by a CMOS counter. Any divide ratios from 512 to 131071 inclusive can be programmed.

Reference divider

The reference divider is clocked by the differential signal between pins XTALA and XTALB. If only one of these inputs is used, the other should be decoupled to ground. The applied input signal(s) should be AC-coupled. The circuit operates with levels from 50 up to 500 mV (RMS) and at frequencies from 3 to 35 MHz. Any divide ratios from 8 to 2047 inclusive can be programmed.

UMA1021M

Product specification

UMA1021M

Product specification

Phase detector

The phase detector is driven by the output edges of the main and reference dividers. It produces current pulses at pins CP and CPF whose amplitudes are programmed. The pulse duration is equal to the difference in time of arrival of the edges from the two dividers. If the main divider edge arrives first, CP and CPF sink current. If the reference divider edge arrives first, CP and CPF source current.

The currents at CP and CPF are programmed via the serial bus as multiples of a reference current set by an external resistor connected between pin I_{SET} and V_{SS} (see Table 3). CP remains active except in power-down. CPF is enabled via input pin FAST which is synchronized with respect to the phase detector to prevent output current pulses being interrupted. By appropriate connection to the loop filter, dual bandwidth loops can be designed; short time constant during frequency switching (FAST mode) to speed-up channel changes, and low bandwidth in the settled state to improve noise and breakthrough levels.

Additional circuitry is included to ensure that the gain of the phase detector remains linear even for small phase errors.

Out-of-lock detector

The out-of-lock detector is enabled (disabled) via the serial interface by setting bit OOL HIGH (LOW). An open drain transistor drives the output pin LOCK (pin 20). It is recommended that the pull-up resistor from this pin to V_{DD} is chosen to be of sufficient value to keep the sink current in the LOW state to below 400 μ A. When the out-of-lock detector is enabled, LOCK is HIGH if the error at the phase detector input is less than approximately 25 ns, otherwise LOCK is LOW. If the out-of-lock detector is disabled, LOCK remains HIGH.

Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, clock (CLK) and enable (\overline{E}) . The data sent to the device is loaded in bursts framed by \overline{E} . Programming clock edges and their appropriate data bits are ignored until \overline{E} goes active LOW. The programmed information is loaded into the addressed latch when \overline{E} returns HIGH. During normal operation, \overline{E} should be kept HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down.

When the synthesizer is powered-on, the presence of a TCXO signal at the reference divider input and a VCO signal at the main divider input is **required** for correct programming.

Data format

The leading bits (dt16 to dt0) make up the data field, while the trailing four bits (ad3 to ad0) are the address field. The UMA1021M uses 4 of the 16 available addresses. These are chosen for compatibility with other Philips Semiconductors radio telephone ICs. The data format is shown in Table 1. The first bit entered is dt16, the last bit is ad0. For the divider ratios, the first bits entered (PM16 and PR10) are the most significant (MSB).

The trailing address bits are decoded on the rising edge of \overline{E} . This produces an internal load pulse to store the data in the addressed latch. To avoid erroneous divider ratios, the load pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum \overline{E} pulse width after data transfer.

The test register (address 0000) does not normally need to be programmed. However if it is programmed, all bits in the data field should be set to logic 0.

Power-down mode

The synthesizer is on when both the input signals PON and the programmed bit sPON are active. The 'active' level for these two signals is chosen at pin POL (see Table 2). When turned on, the dividers and phase detector are synchronized to avoid random phase errors. When turned off, the phase detector is synchronized to avoid interrupting charge-pump pulses. For synchronisation functions to work correctly on power-up or power-down (using either hardware or software programming), the presence of TCXO and VCO signals is required to drive the appropriate divider inputs. The UMA1021M has a very low current consumption in the power-down mode.

It for a first IN REST N LATIN LATIN FIRST IN REST ALLOCATION LATING ONTA FIELD Test bits ¹² LATING LATING ADTA FIELD Test bits ² LATING LATING ADTA FIELD Test bits ² X X X X X X X X X X X X X X X X X X X	Table 1		Bit allocation; note	; note 1	~															
ATA FIELOdiff diff dit1 dit10diff diff diffATOPRESSdiff diff dit1diff diffdiffdiffdiffdiffATOPRESSdiff diffd		ST IN						REC	SISTE	R BIT	- ALLO	CATIO	z						LAS	I N
diffditsdi							DA	ta fiel	۵									ADDF	RESS	
Test brins/0Test brins/0Test brins/00<					dt12	dt11	dt10			ť7						dt0	ad3	ad2	ad1	ad0
XXXXCOL(3)XCR1CR0XX		-					¥	st bits ⁽²⁾		-			-	-	-		0	0	0	0
	×	×	×	×	00L ⁽³⁾		CR1				20N ⁽³⁾				×	×	0	0	0	-
X X X X K R10(4) reference divider coefficient PR0 0 1 0	PM16((4)					main d	ivider co	efficie	ut.			-	-	-	PMO	0	-	0	0
Notes 1. X = dont care. 2. The test register (address 0000) should not be programmed with any other values except all zeros for normal of 3. Bit sPON = software power-up for synthesizer (see Table 2); OOL = Out-Of-Lock (1 = enabled). 3. Bit sPON = software power-up for synthesizer (see Table 2); OOL = Out-Of-Lock (1 = enabled). 4. PM16 is the MSB of the main divider coefficient; PR10 is the MSB of the reference divider coefficient. 7. PoL PON = software power-up for synthesizer (see Table 2); OOL = Out-Of-Lock (1 = enabled). 7. Table 2 Power-on programming SYNTHESIZER STATE 0 1 X 0 0 1 X 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	×	×	×	×	×	×	PR10 ⁽⁴⁾		E.	eferen	ice divid	ler coe	fficien	Ŧ		PR0	0	-	0	-
1. X = don't care. 2. The test register (address 0000) should not be programmed with any other values except all zeros for normal of 3. Bit sPON = software power-up for synthesizer (see Table 2); OOL = Out-Of-Lock (1 = enabled). 4. PM16 is the MSB of the main divider coefficient; PR10 is the MSB of the reference divider coefficient. 1. Bout POL SYNTHESIZER STATE 0 0 0 0 1 0 1 0ff 1 1 0 0ff 1 0 0 0ff 0 1 1 1 0ff 0 1 1 1 0ff 0 0 1 1 1 0 0ff 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0	Notes																			
2. The test register (address 0000) should not be programmed with any other values except all zeros for normal of 3. Bit sPON = software power-up for synthesizer (see Table 2); OOL = Out-Of-Lock (1 = enabled). 4. PM16 is the MSB of the main divider coefficient; PR10 is the MSB of the reference divider coefficient. Table 2 Power-on programming Table 2 Power-on programming <i>i i i i</i> 0 <i>i</i> 0 <i>i</i> 0 <i>i</i> 1 <i>i i</i>	1. X=	don't ca	re.																	
3. Bit sPON = software power-up for synthesizer (see Table 2); OOL = Out-Of-Lock (1 = enabled). 4. PM16 is the MSB of the main divider coefficient; PR10 is the MSB of the reference divider coefficient. Table 2 Power-on programming Table 2 Power-on programming 7able 2 Power-on programming 0 0 0 0 0 1 X 0 0 0 1 X 0 0 1 0 X 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0		est reg	ister (a	Iddress	s (0000 ;	hould r	ot be pro	gramme	d with	any c	ther val	lues ex	cept s	all zeros	for no	ormal op	eration.			
Table 2 Power-on programming PoL PoN SPON SYNTHESIZER STATE 0 0 0 0n 0n 0 1 X 0n 0n 0 X 1 0n 0n 1 0 X 0n 0n 1 1 1 0n 0n 1 1 1 0n 0n 1 1 1 0n 0n 2 Stat and normal charge pumps current ratio (note 1) 1 0n 0n CR1 CR0 CP CP CP 0 0 1 1 1 1 1 1 1 2 Start 1 1 1 1		sPON =: 16 is the	softwa MSB c	re powe of the m	er-up for nain divic	synthe der coe	sizer (see fficient; PI	• Table 2 R 10 is th); OOI le MSE	L = O B of th	ut-Of-Lc ìe refere	ock (1 = ence di	= enat ivider	oled). coefficio	ent.					
POL PON SPON SWITHESIZER STATE 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 X 0 0ff N 1 0 X 0 0ff N N 1 0 X 0 0ff N N N 1 1 0 X 0 0ff N N N 1 1 1 1 1 N N N N 1 1 1 1 1 N	Table 2		-on pr	ogramn	ning															
		PoL			POA	7		sPON	_		SYN	VTHES	SIZER	STATE			CO	MPATIBI	LITY	
		0			0			0					uo				UMA101	19M/UM₽	A1019AM	
		0			-			×					off				UMA101	19M/UM	A1019AM	
1 0 X 0ff 0ff 1 X 0 off off off 1 1 1 1 0 off off 1 1 1 1 1 0 off off Fast and normal charge pumps current ratio (note 1) Icp Icp Icp Icp Icp 0 0 1 Icp Icp Icp Icp Icp 0 0 2×Iser 8×Iser icp Icp icp icp 1 0 1 15×Iser 16×Iser if if		0			×			-					off				UMA101	19M/UM₽	A1019AM	
1 × 0 off off 1 1 1 1 0 off on off on		-			0			×					off					JMA1017	Σ	
1 1 1 1 0 Fast and normal charge pumps current ratio (note 1) CR1 Icpr Icpr CR1 CR0 Icp Icpr Icpr 0 0 2×lser 8×lser 6 0 1 2×lser 16×lser 1 1 0 1×lser 16×lser 1		-			×			0					off					JMA1017	Σ	
Fast and normal charge pumps current ratio (note 1) CR1 CR0 Icp Icpr 0 0 2×lser 8×lser 1 0 1×lser 16×lser 1 1×lser 15×lser 16×lser		-			-			-					uo					JMA1017	Σ	
CR0 Icp IcpF IcpF 0 2×lser 8×lser 1 1 2×lser 16×lser 1 0 1×lser 16×lser 1 1 1×lser 16×lser 1	Table 3		nd nor	mal ch	arge pun	nps cur	rent ratio	(note 1)												
0 2×lser 8×lser 1 1 2×lser 16×lser 1 0 1×lser 16×lser 1 1 1×lser 12×lser 1		CR1			CRC			lcp				Ісрғ					ICPF	: Icp		
1 2×lser 16×lser 1 0 1×lser 12×lser 1 1 1×lser 16×lser 1		0			0			$2 \times I_{SE}$	 		ω	3 × I _{SET}					4	.		
0 1×lst 12×lst 12 1 1×lst 1×lst 1		0			-			$2 \times I_{SE}$	F		16	3 × I _{SET}	Б				8	:1		
1 1 1 × I _{SET} 16 × I _{SET}		-			0			$1 \times I_{SE}$	F		12	2 × I _{SET}	ш				12	: 1		
		~			~			1 × I _{SE}	 _		16	3 × I _{SET}					16			

izer

Philips Semiconductors

UMA1021M

Note $V_{SET} = \frac{V_{SET}}{R_{SET}}$; reference current for charge pumps.

UMA1021M

Product specification

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	digital supply voltage	-0.3	+5.5	V
V _{CC}	charge-pump supply voltage	-0.3	+5.5	V
$V_{CC} - V_{DD}$	difference in voltage between V_{CC} and V_{DD}	-0.3	+5.5	V
Vn	voltage at pins 6, 8, 9 and 11 to 13	-0.3	V _{DD} + 0.3	V
	voltage at pins 1, 2, 3, 15, 16, 19 and 20	-0.3	V _{CC} + 0.3	V
ΔV_{GND}	difference in voltage between any of GND(CP), V_{SS1} , V_{SS2} , and V_{SS3} (these pins should be connected together)	-0.3	+0.3	V
P _{tot}	total power dissipation	-	150	mW
T _{stg}	storage temperature	-55	+125	°C
T _{amb}	operating ambient temperature	-30	+85	°C
T _{j(max)}	maximum junction temperature	-	150	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices. This device meets class 2 ESD test requirements [Human Body Model (HBM)], in accordance with *"MIL STD 883C - method 3015"*.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	120	K/W

UMA1021M

Product specification

CHARACTERISTICS

All values refer to the typical measurement circuit of Fig.5; $V_{DD1} = V_{DD2} = 2.7$ to 5.5 V; $V_{CC} = 2.7$ to 5.5 V; $T_{amb} = 25$ °C; unless otherwise specified. Characteristics for which only a typical value is given are not tested.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply; pins 4	, 14 and 18		1			
V _{DD}	digital supply voltage	$V_{DD1} = V_{DD2}; V_{CC} \ge V_{DD}$	2.7	_	5.5	V
V _{CC}	charge pump supply voltage	$V_{CC} \ge V_{DD}$	2.7	_	5.5	V
I _{DD1} + I _{DD2}	synthesizer digital supply current	V _{DD} = 5.5 V	-	7	9.5	mA
I _{CC}	charge pump supply current	V _{CC} = 5.5 V; R _{SET} = 5.6 kΩ	-	3	3.8	mA
$I_{CC(pd)} + I_{DD(pd)}$	total supply current in power-down mode	logic levels 0 V or V_{DD}	-	5	50	μA
RF main divide	er input; pin 6	•		·		
f _{RF}	RF input frequency		300	-	2200	MHz
V _{RF(rms)}	AC-coupled input signal level (RMS value)	R _s = 50 Ω	50	-	225	mV
R _m	main divider ratio		512	_	131071	
Zi	input impedance (real part)	f _{RF} = 1 GHz	_	1	_	kΩ
		f _{RF} = 2 GHz	_	60	_	Ω
Ci	typical pin input capacitance	f _{RF} = 1 GHz	_	1	-	pF
		f _{RF} = 2 GHz	-	1	-	pF
Synthesizer re	ference divider input; pins 15 and	d 16		-		
f _{xtal}	crystal reference input frequency		3	_	35	MHz
V _{xtal(rms)}	sinusoidal input signal level between pins 15 and 16 (RMS value)		50	-	500	mV
R _{ref}	reference division ratio		8		2047	
Zi	input impedance (real part)	f _{xtal} = 13 MHz	_	10	_	kΩ
Ci	typical pin input capacitance	f _{xtal} = 13 MHz	_	1.5	_	pF
Phase detecto	r	•	•			•
f _{PCmax}	maximum loop comparison frequency		_	2000	_	kHz
Charge pump	current setting resistor input; pin	19				
R _{SET}	external resistor connected between pin 19 and ground		5.6	-	12	kΩ
V _{SET}	regulated voltage at pin 19	R _{SET} = 5.6 kΩ	-	1.2	_	V
		-				

UMA1021M

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Charge pum	p outputs; pins 2 and 3; R _{SET} = 5.6	kΩ			•	
I _{ocp(err)}	charge pump output current error		-25	_	+25	%
Imatch	sink-to-source current matching		-	±5	-	%
ILIcp	charge pump off leakage current	$V_{CP/CPF} = \frac{1}{2}V_{CC}$	-5	±1	+5	nA
V _{CP/CPF}	charge pump voltage compliance		0.4	-	V _{CC} - 0.4	V
Phase noise		•			•	•
N ₉₀₀	synthesizer's contribution to close-in phase noise of 900 MHz RF signal at 1 kHz offset (GSM)	$f_{xtal} = 13 \text{ MHz};$ $V_{xtal} = 0 \text{ dBm};$ $f_{PC} = 200 \text{ kHz}$	-	-88	-	dBc/Hz
N ₁₈₀₀	synthesizer's contribution to close-in phase noise of 1.8 GHz RF signal at 1 kHz offset (DCS1800)	$\label{eq:transform} \begin{array}{l} f_{xtal} = 13 \mbox{ MHz}; \\ V_{xtal} = 0 \mbox{ dBm}; \\ f_{PC} = 200 \mbox{ kHz} \end{array}$	-	-82	-	dBc/Hz
Interface log	ic input signal levels; pins 8, 9, 11,	12 and 13				
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD} + 0.3	V
V _{IL}	LOW level input voltage		-0.3	-	0.3V _{DD}	V
I _{bias}	input bias current	logic 1 or logic 0	-5	-	+5	μA
Ci	input capacitance		-	2	_	pF
Interface log	ic input signal levels; pin 1					
V _{IH}	HIGH level input voltage		0.7V _{CC}	-	V _{CC} + 0.3	V
V _{IL}	LOW level input voltage		-0.3	_	0.3V _{CC}	V
I _{bias}	input bias current	logic 1 or logic 0	-5	_	+5	μA
Ci	input capacitance		-	2	-	pF
Lock detect	output signal; pin 20; open-drain o	utput				
V _{OL}	LOW level output voltage	I _{sink} < 0.4 mA	-	-	0.4	V
t _{OOL}	phase error threshold for out-of-lock detector		-	25	-	ns

UMA1021M

SERIAL BUS TIMING CHARACTERISTICS

 $V_{DD} = V_{CC} = 3 \text{ V}; \text{ T}_{amb} = 25 \text{ °C}; \text{ unless otherwise specified.}$


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT		
Serial progra	mming clock; CLK		•		•		
t _r	input rise time	-	10	40	ns		
t _f	input fall time	-	10	40	ns		
T _{cy}	clock period	100	-	-	ns		
Enable progr	Enable programming; E						
t _{START}	delay to rising clock edge	40	-	-	ns		
t _{END}	delay from last falling clock edge	-20	-	_	ns		
t _{W(min)}	minimum inactive pulse width	4000 ⁽¹⁾	-	_	ns		
t _{SU;Ē}	enable set-up time to next clock edge	20	-	-	ns		
Register seri	al input data; DATA		·	·			
t _{SU;DAT}	input data to clock set-up time	20	-	-	ns		
t _{HD;DAT}	input data to clock hold time	20	-	-	ns		

Note


1. The minimum pulse width ($t_{W(min)}$) can be smaller than 4 μ s provided all the following conditions are fulfilled:

a) Main divider input frequency $f_{RF} > \frac{447}{t_{W(min)}}$.

b) Reference divider input frequency
$$f_{xtal} > \frac{3}{t_{W(min)}}$$
.




APPLICATION INFORMATION




UMA1021M

UMA1021M

Low-voltage frequency synthesizer for radio telephones



PACKAGE OUTLINE



UMA1021M

95-02-25

UMA1021M

Low-voltage frequency synthesizer for radio telephones

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ C.$

UMA1021M

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERIN	G METHOD
FACKAGE	WAVE	REFLOW ⁽¹⁾
BGA, SQFP	not suitable	suitable
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values of the device at these or at	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.
Application information	
Whore application informati	on is given, it is advisory and does not form part of the specification

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381. Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14 Tel. +353 1 7640 000. Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 02 67 52 2531, Fax. +39 02 67 52 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil,

Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA,

Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Argues Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 62 5344, Fax.+381 11 63 5777

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1999

SCA66

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

465008/04/pp16

Date of release: 1999 Jun 17

Document order number: 9397 750 06106

Let's make things better.

Philips



