DATA SHEET



# MOS FIELD EFFECT TRANSISTOR $\mu$ **PA1706TP**

# SWITCHING N-CHANNEL POWER MOS FET

# DESCRIPTION


The  $\mu$ PA1706TP which has a heat spreader is N-Channel MOS Field Effect Transistor designed for DC/DC converter and power management application of notebook computer.

# FEATURES

- Low on-state resistance  $R_{DS(on)1} = 7.8 \text{ m}\Omega \text{ MAX.}$  (Vgs = 10 V, Ip = 7.0 A)  $R_{DS(on)2} = 10.0 \text{ m}\Omega \text{ MAX.}$  (Vgs = 4.5 V, Ip = 7.0 A)
- Low Ciss: Ciss = 3000 pF TYP. (VDs = 10 V, VGs = 0 V)
- Small and surface mount package (Power HSOP8)

# ORDERING INFORMATION

PART NUMBER	PACKAGE
μΡΑ1706TP	Power HSOP8




PACKAGE DRAWING (Unit: mm)

# ABSOLUTE MAXIMUM RATINGS (TA = 25°C, All terminals are connected.)

Drain to Source Voltage (Vgs = 0 V)	Vdss	30	V
Gate to Source Voltage (VDs = 0 V)	Vgss	±20	V
Drain Current (DC) (Tc = 25°C)	D(DC)1	±28	А
Drain Current (DC) Note1	D(DC)2	±17	А
Drain Current (pulse) Note2	D(pulse)	±100	А
Total Power Dissipation (Tc = 25°C)	Pt1	39	W
Total Power Dissipation Note1	Рт2	3	W
Channel Temperature	Tch	150	°C
Storage Temperature	Tstg	–55 to + 150	°C
Single Avalanche Current Note3	las	19	А
Single Avalanche Energy <sup>Note3</sup>	Eas	36.1	mJ

#### **EQUIVALENT CIRCUIT**



**Notes 1.** Mounted on a glass epoxy board (1 inch x 1 inch x 0.8 mm), PW = 10 sec

- **2.** PW  $\leq$  10  $\mu$ s, Duty cycle  $\leq$  1%
- 3. Starting T<sub>ch</sub> = 25°C, V<sub>DD</sub> = 15 V, R<sub>G</sub> = 25  $\Omega$ , L = 100  $\mu$ H, V<sub>GS</sub> = 20  $\rightarrow$  0 V


**Remark** The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, All terminals are connected.)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 30 V, V_{GS} = 0 V$			10	μA
Gate Leakage Current	lgss	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±10	μA
Gate Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	y <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 7.0 A	10	22		S
Drain to Source On-state Resistance	RDS(on)1	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7.0 A		5.8	7.8	mΩ
	RDS(on)2	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 7.0 A		7.0	10.0	mΩ
	RDS(on)3	$V_{GS} = 4.0 \text{ V}, I_D = 7.0 \text{ A}$		8.0	12.0	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		3000		pF
Output Capacitance	Coss	V <sub>GS</sub> = 0 V		950		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		380		pF
Turn-on Delay Time	td(on)	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 13 A		20		ns
Rise Time	tr	V <sub>GS</sub> = 10 V		20		ns
Turn-off Delay Time	td(off)	R <sub>G</sub> = 10 Ω		80		ns
Fall Time	tr			30		ns
Total Gate Charge	QG	V <sub>DD</sub> = 24 V		56		nC
Gate to Source Charge	QGS	V <sub>GS</sub> = 10 V		9		nC
Gate to Drain Charge	Qgd	ID = 13 A		14		nC
Body Diode Forward Voltage	VF(S-D)	IF = 13 A, VGS = 0 V		0.8		V
Reverse Recovery Time	trr	IF = 13 A, VGS = 0 V		43		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/µs		50		nC


#### TEST CIRCUIT 1 AVALANCHE CAPABILITY




#### TEST CIRCUIT 3 GATE CHARGE



#### **TEST CIRCUIT 2 SWITCHING TIME**





 $\begin{array}{l} \tau = 1 \ \mu s \\ \text{Duty Cycle} \leq 1\% \end{array}$ 




Data Sheet G15850EJ1V0DS


# TYPICAL CHARACTERISTICS (TA = 25°C)














Pulsed




FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT



DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE



#### Data Sheet G15850EJ1V0DS



- The information in this document is current as of May, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).