

# NEC

## ULTRA-WIDEBAND DIFFERENTIAL VIDEO AMPLIFIER

### UPC1663G


### FEATURES

- **BANDWIDTH AND TYPICAL GAIN**  
120 MHz at  $A_{VOL} = 300$   
170 MHz at  $A_{VOL} = 100$   
700 MHz at  $A_{VOL} = 10$
- **VERY SMALL PHASE DELAY**
- **GAIN ADJUSTABLE FROM 10 TO 300**
- **NO FREQUENCY COMPENSATION REQUIRED**

### DESCRIPTION

The UPC1663G is a video amplifier with differential input and output stages. A high frequency process ( $f_T = 6$  GHz) improves AC performance compared with industry-standard video amplifiers. This device is excellent as a sense amplifier for high-density CCDs, as a video or pulse amplifier in high-resolution displays, and in communications equipment.

SINGLE ENDED VOLTAGE GAIN  
vs. FREQUENCY



### ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC = ±6 V, Rs = 50 Ω, f = 10 MHz)

| PART NUMBER<br>PACKAGE OUTLINE |   |  | UPC1663G<br>G08 |            |            |
|--------------------------------|---|--|-----------------|------------|------------|
| SYMBOLS                        | PARAMETERS AND CONDITIONS   | UNITS  | MIN             | TYP        | MAX        |
| Icc                            | Power Supply Current  | mA   |                 | 13         | 20         |
| Avd                            | Differential Voltage Gain: Gain <sup>1</sup><br>Gain <sup>2</sup>             |  | 200<br>8        | 320<br>10  | 500<br>12  |
| BW                             | Bandwidth (Gain is 3 dB down from the gain at 100 KHz)                        | Gain <sup>1</sup><br>MHz<br>Gain <sup>2</sup><br>MHz |                 | 120<br>700 |            |
| tr                             | Rise Time, VOUT = 1Vp-p:  | Gain <sup>1</sup><br>ns<br>Gain <sup>2</sup><br>ns   |                 | 2.9<br>2.7 |            |
| tpd                            | Propagation Delay, VOUT = 1 Vp-p:   | Gain <sup>1</sup><br>ns<br>Gain <sup>2</sup><br>ns   |                 | 2<br>1.2   |            |
| RIN                            | Input Impedance:  | Gain <sup>1</sup><br>kΩ<br>Gain <sup>2</sup><br>kΩ   | 50              | 4.0<br>180 |            |
| CIN                            | Input Capacitance   | pF   |                 | 2          |            |
| IIO                            | Input Offset Current  | μA   |                 | 0.4        | 5.0        |
| IB                             | Input Bias Current  | μA   |                 | 20         | 40         |
| VN                             | Input Noise Voltage, 10 k to 10 MHz   | μVr.m.s.   |                 | 3          |            |
| VI                             | Input Voltage Range   | V  | ±1.0            |            |            |
| CMRR                           | Common Mode Rejection Ratio, Vcm = ±1 V, f ≤ 100 kHz<br>Vcm = ±1 V, f = 5 MHz | dB   | 55<br>53        | 70<br>60   |            |
| SVRR                           | Supply Voltage Rejection Ratio, ΔV = ±0.5 V                                   | dB   | 50              | 70         |            |
| Vo(off)                        | Output Offset Voltage, Vo(off) =  OUT1 - OUT2                                 | Gain <sup>1</sup><br>V<br>Gain <sup>2</sup><br>V     |                 | 0.3<br>0.1 | 1.5<br>1.0 |
| Vo (CM)                        | Output Common Mode Voltage  | V  | 2.4             | 2.9        | 3.4        |
| VOp-p                          | Max. Output Voltage Swing, single-ended                                       | Vp-p   | 3.0             | 4.0        |            |
| Isink                          | Output Sink Current   | mA   | 2.5             | 3.6        |            |

Notes:

1. Gain select pins GA and GB are connected together.
2. All gain select pins are open.
3. Insert adjustment resistor (0 to 10 kΩ) between GA and GB when variable gain is necessary.

# UPC1663G

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup> (T<sub>A</sub> = 25°C)

| SYMBOLS           | PARAMETERS  | UNITS | RATINGS     |
|-------------------|---|-------|-------------|
| V <sub>C-VE</sub> | Voltage between V <sub>C</sub> and V <sub>E</sub> | V     | -0.3 to 14  |
| P <sub>T</sub>    | Total Power Dissipation <sup>2</sup>              | mW    | 280         |
| V <sub>ID</sub>   | Differential Input Voltage                        | V     | ±5          |
| V <sub>IN</sub>   | Input Voltage                                     | V     | ±6          |
| I <sub>O</sub>    | Output Current                                    | mA    | 35          |
| T <sub>OP</sub>   | Operating Temperature                             | °C    | -45 to +75  |
| T <sub>STG</sub>  | Storage Temperature                               | °C    | -55 to +150 |

**Notes:**

1. Operation in excess of any one of these parameters may result in permanent damage.
2. Mounted on 5 cm x 5 cm x 0.16 mm glass epoxy PCB (T<sub>A</sub> = Max T<sub>OP</sub>).
3. Mounted on 50 cm x 50 cm x 1.6 mm glass epoxy PCB with copper film (T<sub>A</sub> = Max T<sub>OP</sub>).

## RECOMMENDED


### OPERATING CONDITIONS (T<sub>A</sub> = 25°C)

| SYMBOLS               | CHARACTERISTICS         | UNITS | MIN | TYP | MAX  |
|-----------------------|-------------------------|-------|-----|-----|------|
| V <sub>C</sub>        | Positive Supply Voltage | V     | +2  | +6  | +6.5 |
| V <sub>E</sub>        | Negative Supply Voltage | V     | -2  | -6  | -6.5 |
| I <sub>O source</sub> | Source Current          | mA    |     |     | 20   |
| I <sub>O sink</sub>   | Sink Current            | mA    |     |     | 2.5  |
|                       | Frequency Range         | MHz   | DC  |     | 200  |

**Attention:**

Due to high frequency characteristics, the physical circuit layout is very critical. Supply voltage line bypass, double-sided printed-circuit board, and wide-area ground line layout are necessary for stable operation. Two signal resistors connected to both inputs and two load resistors connected to both outputs should be balanced for stable operation.

## EQUIVALENT CIRCUIT




## TYPICAL PERFORMANCE UNDER SINGLE SUPPLY +5 V OPERATION\*

| PARAMETER         | CONDITIONS   | TYPICAL | UNITS  |
|-------------------|--|---------|--------|
| Differential Gain | 15 MHz   |         |        |
| Gain 1            |  | 35      | dB     |
| Gain 2            |  | 11      | dB     |
| Bandwidth         | Gain is 3 dB down from the gain at 100 KHz                     |         |        |
| Gain 1            |  | 106     | MHz    |
| Gain 2            |  | 115     | MHz    |
| Rise Time         | R <sub>S</sub> = 50 Ω, V <sub>OUT</sub> = 80 mV <sub>p-p</sub> |         |        |
| Gain 1            |  | 2.2     | ns     |
| Propagation Delay |  |         |        |
| Gain 1            | R <sub>S</sub> = 50 Ω, V <sub>OUT</sub> = 80 mV <sub>p-p</sub> | 2.8     | ns     |
| Gain 2            | R <sub>S</sub> = 50 Ω, V <sub>OUT</sub> = 60 mV <sub>p-p</sub> | 1.8     | ns     |
| Phase Shift       | 100 MHz  |         |        |
| Gain 1            |  | -123    | degree |
| Gain 2            |  | -93     | degree |
| Output Power      | Z <sub>L</sub> = 50 Ω, 15 MHz                                  |         |        |
| RA = 240 Ω        |  | 5.0     | dBm    |
| RA = 910 Ω        |  | 0       | dBm    |
| RA = 80 Ω         |  | -11.5   | dBm    |


\* See Application Circuit

## TYPICAL PERFORMANCE CURVES (T<sub>A</sub> = 25°C)

**VIDEO LINE SINGLE ENDED OUTPUT VOLTAGE SWING vs. FREQUENCY**




**NORMALIZED VOLTAGE GAIN vs. SUPPLY VOLTAGE**




**TYPICAL PERFORMANCE CURVES** ( $T_A = 25^\circ\text{C}$ )


**SINGLE ENDED OUTPUT VOLTAGE SWING vs. TEMPERATURE**




**SINK CURRENT vs. TEMPERATURE**




**INPUT BIAS CURRENT vs. TEMPERATURE**




**DIFFERENTIAL VOLTAGE GAIN vs. RESISTANCE BETWEEN GA AND GB**



**SUPPLY CURRENT vs. TEMPERATURE**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE**




# UPC1663G

## TYPICAL PERFORMANCE CURVES (TA = 25°C)




## TYPICAL APPLICATIONS

### • Photo Signal Detector




Since the input impedance of the IC falls when the gain rises, stable operation can be achieved by inserting a FET buffer when necessary as illustrated above.

### • Application for +5 V Single Supply



**OUTLINE DIMENSIONS** (Units in mm)

**UPC1663G  
PACKAGE OUTLINE G08**



**Notes:**

1. Each lead centerline is located within 0.12 mm (0.005 inch) of its true position at maximum material condition.
2. All dimensions are typical unless otherwise specified.

**ORDERING INFORMATION**

| PART NUMBER | QUANTITY  |
|-------------|-----------|
| UPC1663G-E1 | 2500/Reel |

**CONNECTION DIAGRAM (TOP VIEW)**

