

FROM 半導体応用技術本部  
TO EC SBU [查詢μPC1861供应商](#)

'92.10.9 6:15 ^-^ 01  
nadia nou 捷多邦, 专业PCB打样工厂, 24小时加急出货  
TOTAL: 8

■ 6427525 0050012 550 ■ NECE



## PRELIMINARY PRODUCT INFORMATION

### BIPOLAR ANALOG INTEGRATED CIRCUIT

# μPC1861

### HORIZONTAL LOCK CLOCK GENERATOR

The μPC1861 is an LSI chip which incorporates a PLL circuit to generate clocks whose frequency is multipliable by  $f_H$  (Horizontal sync signal frequency) and is ideal for the processing of digital video signals.

Thanks to the sync separator, phase comparator, and voltage controlled oscillator (VCO) also incorporated in the LSI chip, a horizontal lock clock (synchronous with a horizontal sync signal) can be obtained by dividing the frequency of the generated clock with an external frequency divider. In addition, the μPC1861 adopts a 16-pin small outline package (SOP) and thus saves mounting space on a PC board.

#### FEATURES

- VCO is incorporated (may be used up to  $1820 f_H$  ( $f_H = 6.25 \text{ Hz}$ )).
- Horizontal sync separator is incorporated.
- Low current consumption (approx. 55 mA typ).

#### ORDERING INFORMATION

PART NUMBER	PACKAGE	QUALITY GRADE
μPC1861GR	16-pin plastic SOP (225 mil)	Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

Document No. IP-2869  
(O.D.No. IP-8369)  
Date Published June 1991 M  
Printed in Japan


© NEC Corporation 1991

■ 6427525 0050013 497 ■ NECE

**NEC**


**$\mu$ PC1861**

**BLOCK DIAGRAM**



Block Diagram of System to which  $\mu$ PC1861 Is Applied.

(1) EDTV system



FROM 半導体応用技術本部  
TO EC SBU MV4560

'92.10.9 6:16  
nadia nouri  
TOTAL : 8

■ 6427525 0050014 323 ■NECE

**NEC**

**$\mu$ PC1861**

**PIN ASSIGNMENTS (Top View)**

GND (for VCO)	1		16 Input selector switch
VCO output	2		15 H/2 killer pulse width time constant
GND (for Sync separator)	3		14 VCC (for Sync separator)
Osc capacitor 1	4		13 H sync separation input (C VIDEO input)
Osc capacitor 2	5		12 GND (for APC)
VCC (for VCO)	6		11 HD pulse input
Osc frequency adjust	7		10 External frequency divider input
Filter	8		9 VDD (for APC)

FROM 半導体応用技術本部  
TO EC SBU MV4560

'92.10.9 6:16 nadia nouri ^\*-\* 04  
TOTAL : 8

■ 6427525 0050015 26T ■NECE

**NEC**

**$\mu$ PC1861**

### ELECTRICAL CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ )

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply Voltage	$V_{CC}$	Applicable to Power Supply pins 6 & 14	7	V
Supply Voltage	$V_{DD}$	Applicable to Power Supply pin 9	7	V
Composite Video Input Signal Voltage	$e_{i2}$		3	$V_{p-p}$
Input Voltage	$e_i$	Applicable to Input pins 10 & 11 (CMOS input)	-0.5 to $V_{DD} + 0.5$	V
Input Select Voltage	$V_{16}$	Applicable to Input pin 16 (CMOS input)	-0.5 to $V_{DD} + 0.5$	V
Power Dissipation of Package	$P_D$	$T_A = 75^\circ\text{C}$	275	mW
Operating Temperature	$T_{opt}$		-10 to +75	$^\circ\text{C}$
Storage Temperature	$T_{stg}$		-40 to +125	$^\circ\text{C}$

#### RECOMMENDED OPERATING CONDITIONS ( $T_{opt} = -10$ to $+75^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Supply Voltage 1	$V_{CC}$	4.5	5.0	5.5	V	Applicable to Power Supply pins 6 & 14
Supply Voltage 2	$V_{DD}$	4.5	5.0	5.5	V	Applicable to Power Supply pin 9
Composite Video Input Signal	$e_{i2}$		1.0		$V_{p-p}$	
Input Voltage, Low	$e_{iL}$	0		0.3 $V_{DD}$	V	Applicable to Input pins 10 & 11 (CMOS input)
Input Voltage, High	$e_{iH}$	0.7 $V_{DD}$		$V_{DD}$	V	
Input Select Voltage, Low	$V_{16L}$	0		0.3 $V_{DD}$	V	Applicable to Input pin 11 (CMOS input)
Input Select Voltage, High	$V_{16H}$	0.7 $V_{DD}$		$V_{DD}$	V	Applicable to Input pin 13 (CMOS input)

FROM 半導体応用技術本部  
TO EC SBU—MV4560

192.10.9 6:16  
nadia nouri  
TOTAL : 8

■ 6427525 0050016 IT6 ■ NECE

**NEC**

**$\mu$ PC1861**

**AC/DC CHARACTERISTICS ( $T_3 = 25 \pm 2^\circ\text{C}$ , RH  $\leq 70\%$ ,  $V_{CC} = 5.0\text{ V}$ ,  $V_{DD} = 5.0\text{ V}$ )**

No.	PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
1	Current Consumption 1	$I_{CC1}$		9.5		mA	Circuit current when no signal is input (including $I_{DD}$ . Pins 11, 16 = "L"; Pin 13: Open; Pin 7 = 200 $\mu\text{A}$ )
2	Current Consumption 2	$I_{CC2}$		10.7		mA	Circuit current when PLL is locked (including $I_{DD}$ . Pins 11, 16 = "L"; Pin 13: C. Video; Pin 7 = 200 $\mu\text{A}$ )
3	DC Level of H Sync Separation Level	$V_{SSH}$	1.9	2.2	2.5	V	Voltage of Pin No. 13 when connected to GND via 10 k $\Omega$ resistor
4	Minimum Sync Separation Level	$V_{SEP}$	60			mW	Critical sync level at which output to Pin 15 is no longer produced when sync level of C. VIDEO is lowered
5	H Sync Lock-in Range	$f_{HP}$		$\pm 1.75$		kHz	Frequency range that can be pulled in by APC when HD input frequency is varied ( $f_H$ conversion)
6	VCO Control Sensitivity High level (1)	$\beta$		0.7		Hz/mV	Rate of variation of frequency with no signal being input to Pin 13, with Pins 10, 11, & 16 set to "H" or "L", and with 0 to 5 V being applied to Pin 8 ( $f_H$ conversion)
7	Free-run Frequency (Without Adjustment)	$f_0$		0		Hz	Frequency difference of VCO output from 1820 $\text{f}_H$ with no signal being input to Pin 13, with Pins 10, 11, & 16 set to "H" or "L", and with Pin 8 left open
8	Free-run Frequency Adjustable Range	$f_{OC}$		$\pm 1.5$		MHz	Adjustable free-run frequency range with no signal being input to Pin 13, with Pins 10, 11, & 16 set to "H" or "L", and with Pin 8 left open
9	VCO Output Level	$e_{VCO}$		1		V <sub>p-p</sub>	Output level of VCO with no signal being input to Pin 13, with Pins 10, 11 & 16 set to "H" or "L", and with Pin 8 left open
10	Oscillation Start (Stop) Voltage of VCO	$V_{ST}$	2.85			V	Voltage at which VCO starts (or stops) oscillation when $V_{CC}$ (Pin 6) is gradually increased from 0 V (or decreased from 5 V) with no signal being input to Pin 13, with Pins 10, 11, & 16 set to "H" or "L", and with Pin 8 left open
11	Fluctuation of Free-run Frequency Due to Supply Voltage Fluctuations	$\Delta f_0$ ( $V_{CC}$ )		0		Hz/V	Fluctuation of free-run frequency at $V_{CC}$ (Pin 6) = 4.5 to 5.5 V (under the same pin conditions as $f_0$ )
12	Fluctuation of VCO Output Level Due to Supply Voltage Fluctuations	$\Delta e_{VCO}$ ( $V_{CC}$ )		0.5		V <sub>p-p</sub> /V	Fluctuation of VCO output level at $V_{CC}$ (Pin 6) = 4.5 to 5.5 V (under the same pin conditions as $f_0$ )

FROM 半導体応用技術本部  
TO EC SBU MV4560

'92.10.9 6:16  
nadia nouri  
TOTAL : 8

■ 6427525 0050017 032 ■ NECE

**NEC**

**$\mu$ PC1861**

No.	PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
13	Fluctuation of Free-run Frequency Due to Temperature Fluctuations	$\Delta f_0(T)$		6.5		Hz/ $^{\circ}$ C	Fluctuation of free-run frequency at $T_a = -10^{\circ}\text{C}$ to $+60^{\circ}\text{C}$ (under the same pin conditions as $f_0$ )
14	Fluctuation of VCO Output Level Due to Temperature Fluctuations	$\Delta v_{\text{VCO}}(T)$				V <sub>p-p</sub> / $^{\circ}$ C	Fluctuation of VCO output level at $T_a = -10^{\circ}\text{C}$ to $+60^{\circ}\text{C}$ (under the same pin conditions as $f_0$ )
15	Residual Jitter	$T_J$			5	ns	Distortion width of output waveform when PLL is locked
16	Output Delay Time 1 (to C. VIDEO)	$T_{d1}$				ns	Amount of delay in VCO output from H. SYNC of C. VIDEO when PLL is locked at C. VIDEO input
17	Output Delay Time 2 (to HD)	$T_{d2}$				ns	Amount of delay in VCO output from HD when PLL is locked at HD input

FROM 半導体応用技術本部  
TO EC SBU MV4560

'92.10.9 6:16  
nadia nouri




^ - 9 07  
TOTAL : 8

■ 6427525 0050018 T79 ■ NECE

NEC

$\mu$ PC1861

16PIN PLASTIC SOP (226 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S16GM-50-225B.C-1

ITEM	MILLIMETERS	INCHES
A	10.46 MAX.	0.412 MAX.
B	0.78 MAX	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup> <sub>-0.05</sub>	0.016 <sup>+0.004</sup> <sub>-0.003</sub>
E	0.1 <sup>+0.1</sup> <sub>-0.05</sub>	0.004 <sup>+0.004</sup> <sub>-0.003</sub>
F	1.8 MAX.	0.071 MAX.
G	1.49	0.059
H	6.5 <sup>+0.3</sup> <sub>-0.2</sub>	0.256 <sup>+0.012</sup> <sub>-0.010</sub>
I	4.4	0.173
J	1.1	0.043
K	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
L	0.6 <sup>+0.2</sup> <sub>-0.1</sub>	0.024 <sup>+0.008</sup> <sub>-0.005</sub>
M	0.12	0.005