



June 1999

USB10P P-Channel 2.5V Specified PowerTrench[™] MOSFET


General Description

Features

This P-Channel 2.5V specified MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for battery power applications: load switching and power management, battery charging circuits, and DC/DC conversion.

- -4.5 A, -20 V. $R_{DS(ON)} = 0.045 \Omega$ @ $V_{GS} = -4.5 V$ $\mathsf{R}_{\rm DS(ON)} = 0.065~\Omega ~@~\mathsf{V}_{\rm GS} = -2.5~\mathsf{V}.$
- Low gate charge (13nC typical).
- High performance trench technology for extremely low $\mathsf{R}_{\mathsf{DS}(\mathsf{ON})}.$
- SuperSOT[™]-6 package: small footprint (72% smaller than standard SO-8); low profile (1mm thick).



PDF


Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	-20			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I_{D} = -250 µA, Referenced to 25 °C		-18		mV/ºC
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 V, V_{GS} = 0 V$			-1	μA
		$T_{\rm J} = 55 ^{\circ}{\rm C}$			-10	μA
	Gate - Body Leakage, Forward	$V_{GS} = 8 V, V_{DS} = 0 V$			100	nA
	Gate - Body Leakage, Reverse	$V_{GS} = -8 V, V_{DS} = 0 V$			-100	nA
ON CHARA	CTERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-0.9	-1.5	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold VoltageTemp.Coefficient	I_{D} = -250 µA, Referenced to 25 °C		3		mV/°0
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, \ I_{D} = -4.5 \text{ A}$		0.039	0.045	Ω
()		T _J = 125 °C		0.054	0.072	_
		$V_{GS} = -2.5 \text{ V}, I_{D} = -3.8 \text{ A}$		0.057	0.065	
D(on)	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -5 \text{ V}$	-20			Α
9 _{FS}	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_{D} = -4.5 \text{ A}$		6.5		S
DYNAMIC CI	HARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -10 V, V_{GS} = 0 V,$		1240		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		270		pF
C _{rss}	Reverse Transfer Capacitance			100		pF
SWITCHING	CHARACTERISTICS (Note 2)					
t _{D(on)}	Turn - On Delay Time	$V_{DD} = -5 V, I_{D} = -1 A,$		8	16	ns
t,	Turn - On Rise Time	$V_{\text{GS}} = \text{-4.5 V}, \ \text{R}_{\text{GEN}} = 6\Omega$		15	27	ns
t _{D(off)}	Turn - Off Delay Time			45	65	ns
t _r	Turn - Off Fall Time			30	50	ns
Q _g	Total Gate Charge	$V_{\rm DS} = -10 \text{ V}, \ \text{I}_{\rm D} = -4.5 \text{ A},$		13	19	nC
Q _{gs}	Gate-Source Charge	V _{GS} = -5 V		1.8		nC
Q _{gd}	Gate-Drain Charge			3		nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS			1	-	
l _s	Continuous Source Diode Current				-1.3	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = -1.3 A$ (Note 2)		-0.75	-1.2	V


1. R_{BA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BAC} is guaranteed by design while R_{BAC} is determined by the user's board design.


a. 78°C/W when mounted on a 1 in² pad of 2oz Cu on FR-4 board.


b. 156°C/W when mounted on a minimum pad.


2. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%.











TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™
CoolFET™
CROSSVOLT™
E ² CMOS [™]
FACT™
FACT Quiet Series™
FAST [®]
FASTr™
GTO™
HiSeC™

ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8

SyncFET™ TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconduc The datasheet is printed for reference information of		