

UTC LAG665F LINEAR INTEGRATED CIRCUIT

RADIO AND CASSETTE RECORDER CIRCUIT

DESCRIPTION

The UTC LAG665F is a monolithic integrated circuit, designed for portable radio cassette.

FEATURES


*1-Chip stereo tape recorder with motor speed controller.

*Operating supply voltage range: Vcc=2~5V

*Good volume control



BLOCK DIAGRAM




UTC UNISONIC TECHNOLOGIES CO., LTD.

1

QW-R110-013,A

UTC LAG665F LINEAR INTEGRATED CIRCUIT

PIN CONFIGURATION



PIN NO.	SYMBOL	DESCRIPTION	PIN NO.	SYMBOL	DESCRIPTION
1	VBP	Pre Amp Bias Voltage	15	CONS	Speed Control
2	1 IN+	Channel 1 "+" Input	16	CONT	Torql Control
3	1 IN -	Channel 1 "-" Input	17	VCCMO	Motor Power Control
4	1 NFPRF	Feedback 1	18	MOOFF	Motor Forced Stop
5	1 OUTPRE	Pre Amp Output 1	19	2 OUTP	Power Amp Output 2
6	ATT 1	Attenuator 1	20	VCC	Supply Voltage
7	CONVOL	Volume Control	21	VCCPRE	Supply Voltage
8	VREF	Reference Voltage	22	PREOFF	Pre Amp Off
9	1 OUTP	Power Amp Output 1	23	ATT 2	Attenuator 2
10	GNDP	Power GND	24	2 OUTPRE	Pre Amp Output 2
11	VBP	Power Amp Bias Voltage	25	2 NFPRF	Feedback 2
12	GNDMD	Motor GND	26	2 IN-	Channel 2 "-" Input
13	VCON	Motor Control Voltage	27	2 IN+	Channel 2 "+" Input
14	MOON	Motor Forced Start	28	GNDPRE	Pre GND

UTC LAG665F LINEAR INTEGRATED CIRCUIT

ABSOLUTE MAXIMUM RATINGS($T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	Vcc	-0.3~+7.5	V
Power Dissipation	Pd	450	mW
Operating Voltage	Vop	2~5	V
Operating Temperature	Topr	-20~+65	°C
Storage Temperature	Tstg	-40~+125	°C


ELECTRICAL CHARACTERISTICS($T_a=25^\circ\text{C}$, $Vcc=3\text{V}$, $f=1\text{kHz}$, $RL=16\Omega$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Current	Icc	$V_{in}=0\text{V}$, $I_m=0\text{mA}$		18	25	mA
PRE-AMPLIFIER						
Open Loop Gain	Gvo	$V_o=-10\text{dBm}$, $RL=\infty$		72		dB
Close Loop Gain	Gvc	$V_o=-10\text{dBm}$	40	42	44	dB
Maximum Output Voltage	Vom	THD=10%	0.45	0.6		Vrms
Total Harmonic Distortion	THD	$V_{out}=100\text{mVrms}$		0.05	0.5	%
Output Noise Voltage	Von	$V_{in}=0$, $R_g=2.2\text{k}$, BPF(30~20k)		150	300	μVrms
Input Impedance	Zin	$V_{out}=-10\text{dBm}$	18	22		kΩ
Cross Talk between CH	CT	$R_g=2.2\text{k}$, $V_{out}=-10\text{dBm}$	30			dB
Pre Amp						
Output Voltage when Pre-Off	Voff	$V_{in}=100\text{mVrms}$			-50	dB
Output Impedance when Pre-Off	Rooff			10		kΩ
Input Impedance when Pre-Off	Rioff			10		KΩ
Attenuator						
Maximum Input Voltage	Vimax		0.2			Vrms
Maximum Attenuation	Vamax	$V_{cont}=Min$	66			dB
Attenuation Error	Vaerr	$V_{cont}=Max$		0		dB
Input Impedance	Zia		15	20		kΩ
Control Terminal Input Impedance	Zicot		100			kΩ
Power Amplifier						
Voltage Gain	GV	$P_{out}=5\text{mW}$	26	28	30	dB
Channel Voltage Difference	ΔGV	$V_{cont}=Max$		0	3	dB
Maximum Output Power I	Pom 1	THD=10%, $RL=32\Omega$	20	28		mW
Maximum Output Power II	Pom 2	THD=10%, $RL=16\Omega$	30			mW
Total Harmonic Distortion	THD	$P_{out}=5\text{mW}$		0.2	2	%
Cross Talk between CH	CT	$P_{out}=5\text{mW}$	20	30		dB
Output Noise Voltage	Von	$R_g=2.2\text{k}$, $V_{cont}=Min$		0.25	1	mVrms
Ripple Rejection	RR	$Vcc=3\text{V}$, 100Hz, 100mVp-p	34	40		dB
Pre + Pulse Boost + Power Noise	Vnto	$V_{in}=0\text{V}$, $R_g=2.2\text{k}$, $V_{cont}=Max^*$		6	9	mVrms
Motor * $Vcc=3\text{V}$, $I_m=100\text{mA}$						
Current Consumption	IMC			3	5	mA
Starting Current	IMS		500			mA
Reference Voltage	Vref	Pin 15~Pin 16	0.72	0.8	0.87	V

UTC LAG665F LINEAR INTEGRATED CIRCUIT

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Voltage Change I	Vref 1	Vcc=2.1~5V		0.05		%/V
Reference Voltage Change II	Vref 2	Im=25~250mA		0.01		%/mA
Reference Voltage Change III	Vref 3	Ta=-10~50°C		0.01		%/°C
Current Factor	K		32	38	43	
Current Factor Change I	K 1	Vcc=2.1~5V		0.5		%/V
Current Factor Change II	K 2	Im=25~250mA		0.05		%/mA
Current Factor Change III	K 3	Ta=-10~50°C		0.02		%/°C
Saturation Voltage at Forced ON	VCEsa	IM=200mA, Pin 14=Vcc		0.6		V
Input Impedance at Forced ON Pin	Rion			5.6		kΩ
Leakage Current at Forced OFF	IML			200		μA
Input Impedance at Forced OFF Pin	Ricon			33		kΩ

TEST CIRCUIT



NOTE1 : SW12,SW12
 R1,R'=33kΩ
 R2,R2'=5.1kΩ
 R3,R3'=200kΩ
 R2,R2=5.1kΩ
 C1,C'=0.1μF

NOTE2 : See figure 1 for SW

UTC LAG665F LINEAR INTEGRATED CIRCUIT

FIGURE 1

Item	Symbol	SW No.											TEST CONDITION
		1	2	3,3'	4	5	6	7	8	9	10	11	
AMP													
Supply Current	Icc	c	c	a	b	b	a	b	b	b	a	a	
Close Loop Gain	Gvc	b	b	b	b	b	a	b	b	b	a	a	Im=0mA
Maximum Output Voltage	Vom	b	b	b	b	b	a	b	b	b	a	a	Vo=244mV
Total Harmonic Distortion	THD	b	b	b	b	b	a	b	b	b	a	a	Vo=400mV
Output Noise Voltage	Von	c	c	b	b	b	a	b	b	b	a	a	B.P.F.(30-20kHz)
Cross Talk between CH	CT	b/	c/	b	b	b	a	b	b	b	a	a	Vo=244mV
Output Voltage when Pre-Off	Vooff	b	b	b	a	b	a	b	b	b	a	a	Vin=100mV
Attenuator													
Maximum Input Voltage	Vimax	a	a	a	a	b	a	b	b	b	a	a	Vr=Min, THD=10%,
Maximum Attenuation	Vamax	a	a	a	a	b	a	b	b	b	a	a	
Power AMP													
Voltage Gain	GV	a	a	a	a	b	a	b	b	b	a	a	Pout=5mV
Channel Voltage Difference	ΔGV	a	a	a	a	b	a	b	b	b	a	a	VR=MAX
Maximum Output Power I	Pom 1	a	a	a	a	b	b	a	b	b	a	a	RL=32Ω, THD=10%
Maximum Output Power II	Pom 2	a	a	a	a	b	a	b	b	b	a	a	RL=16Ω, THD=10%