7th.July.2000 Ver. 1.0 MITSUBISHI LSIs M5M5V108DFP,VP,KV -70H 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M5V108DFP,VP,KV are a 1048576-bit CMOS static RAM organized as 131072 word by 8-bit which are fabricated using high-performance triple-polysilicon and double metal CMOS technology. The use of thin film transistor (TFT) load cells and CMOS periphery result in a high density and low power static RAM.

They are low standby current and low operation current and ideal for the battery back-up application.

The M5M5V108DVP,KV are packaged in a 32-pin thin small outline package which is a high reliability and high density surface mount device(SMD).

FEATURES


Type name	Access		Power supply current			
	time (max)	Vcc	Active (1MHz) (max)	stand-by (max)		
M5M5V108DFP,VP,KV-70H	70ns	2.7~3.6V	5mA	12µA		

- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by S1,S2
- Data hold on +2V power supply
- Three-state outputs : OR tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Package

	32pin		
M5M5V108DVP,RV	′ 32pin	8 X 20 mm ²	TSOP
M5M5V108DKV,KR	32pin	8 X 13.4 mm	TSOP

APPLICATION

Small capacity memory units





FUNCTION

The operation mode of the M5M5V108D series are determined by a combination of the device control inputs \overline{S}_{1} , S_{2} , \overline{W} and \overline{OE} .

Each mode is summarized in the function table.


A write cycle is executed whenever the low level \overline{W} overlaps with the low level $\overline{S_1}$ and the high level S2. The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\overline{W},\overline{S_1}$ or S2,whichever occurs first,requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S}_1 and S_2 are in an active state($\overline{S}_{1=L},S_{2=H}$).

FUNCTION TABLE

S ₁	S2	W	ŌĒ	Mode	DQ	Icc
Х	L	Х	Х	Non selection	High-impedance	Stand-by
Н	Х	Х	Х	Non selection	High-impedance	Stand-by
L	Н	L	Х	Write	Din	Active
L	Н	Н	L	Read	Dout	Active
L	Н	Н	Н		High-impedance	Active

When setting \overline{S}_1 at a high level or S₂ at a low level, the chip are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high- impedance state, allowing OR-tie with other chips and memory expansion by \overline{S}_1 and S₂. The power supply current is reduced as low as the stand-by current which is specified as Icc3 or Icc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the nonselected mode.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		- 0.3*~4.6	V
Vi	Input voltage	With respect to GND	- 0.3*~Vcc + 0.3 (Max 4.6)	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta=25°C	700	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		- 65~150	°C

* -3.0V in case of AC (Pulse width 30ns)

DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=2.7~3.6V, unless otherwise noted)

Symbol	Parameter	Test conditions				Limits		Unit
Symbol	Falameter				Min	Тур	Max	Unit
Vін	High-level input voltage			2.0		Vcc + 0.3	V	
VIL	Low-level input voltage			-0.3*		0.6	V	
Voh1	High-level output voltage 1	Іон= – 0.5mA			2.4			V
Vон2	High-level output voltage 2	Іон= – 0.05mA		Vcc - 0.5			V	
Vol	Low-level output voltage	IOL= 2mA				0.4	V	
li	Input current	VI=0~Vcc					±1	μA
lo	Output current in off-state	S1=VIH or S2=VIL or OE=VIH VI/0=0~Vcc					±1	μA
ICC1	Active supply current	S1=VIL,S2=VIH, other inputs=VIH or VIL		70ns			35	
ICC2	Active supply current	Output-open(duty 100%)		1MHz			5	
		1) S ₂ 0.2V		~25°C			1.2	
Іссз	Stand-by current	other inputs=0~Vcc 2) S1 Vcc-0.2V,	-н	~40°C			3.6	μA
		S2 Vcc-0.2V other inputs=0~Vcc		~70°C			12	-
ICC4	Stand-by current	S1=VIH or S2=VIL, other inputs=0~Vcc					0.33	mA

 * –3.0V in case of AC (Pulse width $\,$ 30ns)

CAPACITANCE (Ta=0~70°C, unless otherwise noted)

Symbol	Parameter	Test see ditions		11-21		
		Test conditions	Min	Тур	Max	Unit
Сі	Input capacitance	VI=GND, VI=25mVrms, f=1MHz			8	pF
Со	Output capacitance	Vo=GND,Vo=25mVrms, f=1MHz			10	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is Vcc = 3V, Ta = 25°C



AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

 $\label{eq:VCC} \begin{array}{c} V_{CC} & \cdots & 2.7 \text{-} 3.6 \text{V} \\ \text{Input pulse level} & \cdots & \text{VIH} = 2.2 \text{V}, \text{VIL} = 0.4 \text{V} \\ \text{Input rise and fall time} & \cdots & 5 \text{ns} \\ \text{Reference level} & \cdots & \text{VOH} = \text{VOL} = 1.5 \text{V} \\ \text{Output loads} & \cdots & \text{Fig.1, CL} = 30 \text{pF} \\ & \text{CL} = 5 \text{pF} \quad (\text{for ten,tdis}) \\ & \text{Transition is measured} \pm 500 \text{mV} \text{ from steady} \\ & \text{state voltage. (for ten,tdis)} \end{array}$




Fig.1 Output load

(2) READ CYCLE

	Parameter	Limits		
Symbol		-70	Unit	
		Min	Max	
tCR	Read cycle time	70		ns
ta(A)	Address access time		70	ns
ta(S1)	Chip select 1 access time		70	ns
ta(S2)	Chip select 2 access time		70	ns
ta(OE)	Output enable access time		35	ns
tdis(S1)	Output disable time after S1 high		25	ns
tdis(S2)	Output disable time after S2 low		25	ns
tdis(OE)	Output disable time after OE high		25	ns
ten(S1)	Output enable time after S1 low	10		ns
ten(S2)	Output enable time after S2 high	10		ns
ten(OE)	Output enable time after OE low	5		ns
t∨(A)	Data valid time after address	10		ns

(3) WRITE CYCLE

		Lin	nits		
Symbol	Parameter	-7	0H	Unit	
		Min	Max		
tcw	Write cycle time	70		ns	
tw(W)	Write pulse width	55		ns	
tsu(A)	Address setup time	0		ns	
tsu(A-WH)	Address setup time with respect to W	65		ns	
tsu(S1)	Chip select 1 setup time	65		ns	
tsu(S2)	Chip select 2 setup time	65		ns	
tsu(D)	Data setup time	30		ns	
t h(D)	Data hold time	0		ns	
trec(W)	Write recovery time	0		ns	
tdis(W)	Output disable time from \overline{W} low		25	ns	
tdis(OE)	Output disable time from OE high		25	ns	
ten(W)	Output enable time from W high	5		ns	
ten(OE)	Output enable time from OE low	5		ns	



tCR A0~16 ta(A) tv (A) **t**a (S1) <u></u> **S**1 (Note 3) (Note 3) tdis (S1) S2 ta (S2) (Note 3) (Note 3) tdis (S2) ta (OE) ten (OE) . OE (Note 3) (Note 3) tdis (OE) ten (S1) ten (S2) DQ1~8 DATA VALID ₩ = "H" level Write cycle (\overline{W} control mode) tcw A0~16 tsu (S1) S1 (Note 3) (Note 3) S2 tsu (S2) (Note 3) (Note 3) tsu (A-WH) OE tsu (A) tw (W) trec⁽(W) 4 W tdis (W) ► ten(OE) ten (W) tdis (OE) DATA IN STABLE


(4) TIMING DIAGRAMS Read cycle


DQ1~8



tsu (D)

th (D)





Write cycle (S2 control mode)

- Note 3: Hatching indicates the state is "don't care".
 4: Writing is executed while S² high overlaps S¹ and W low.
 5: When the falling edge of W is simultaneously or prior to the falling edge of S¹
 - or rising edge of S2, the outputs are maintained in the high impedance state.
 - 6: Don't apply inverted phase signal externally when DQ pin is output mode.



POWER DOWN CHARACTERISTICS (1) ELECTRICAL CHARACTERISTICS (Ta=0~70°C, unless otherwise noted)


Symbol	Parameter	Test conditions			Limits			Linit	
Symbol	Farameter				Min	Тур	Max	Unit	
VCC (PD)	Power down supply voltage				2			V	
VI (S1)	Chip select input S1				2.0	Vcc(PD)		V	
		2.7V Vcc(PD)					0.6	V	
VI (S2) Chip select input S2	Chip select input S2	Vcc(PD)<2.7V					0.2	V	
		Vcc = 3V 1) S ₂ 0.2V,		~25°C			1		
ICC (PD)	Power down supply current	other inputs = $0 - 3V$ 2) S ₁ Vcc-0.2V,	-н	~40°C			3	μA	
		\overline{S}_2 Vcc-0.2V other inputs = 0~3V		~70°C			10		

(2) TIMING REQUIREMENTS (Ta=0~70°C, unless otherwise noted)

Symbol	Parameter	Test see ditions		Linte		
		Test conditions	Min	Тур	Max	Unit
tsu (PD)	Power down set up time		0			ns
trec (PD)	Power down recovery time		5			ms

(3) POWER DOWN CHARACTERISTICS

\overline{S}_1 control mode



Note 7: On the power down mode by controlling $\overline{S_1}$, the input level of S₂ must be S₂ Vcc - 0.2V or S₂ 0.2V. The other pins(Address, I/O, \overline{WE} , \overline{OE}) can be in high impedance state.

S2 control mode Vcc S2 0.2V S2 0.2V S2 0.2V S2 0.2V S2 0.2V



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

