# AT27LV010A

#### Features

- Fast Read Access Time 90 ns
- **Dual Voltage Range Operation** Low Voltage Power Supply Range, 3.0V to 3.6V or Standard 5V ± 10% Supply Range
- Compatible with JEDEC Standard AT27C010 •
- Low Power CMOS Operation 20  $\mu$ A max. (less than 1  $\mu$ A typical) Standby for V<sub>CC</sub> = 3.6V 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V
- JEDEC Standard Packages 32-Lead PLCC 32-Lead TSOP
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Standard for LVTTL
- Integrated Product Identification Code
- **Commercial and Industrial Temperature Ranges**

## Description

The AT27LV010A is a high performance, low power, low voltage 1,048,576 bit onetime programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It requires only one supply in the range of 3.0V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At  $V_{CC} = 3.0V$ , any byte can be accessed in less than 90 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC} = 3.3V$ , the AT27LV010A consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1 µA at 3.3V.

(continued)

# **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
00 - 07	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe
NC	No Connect
L	

3 5 A6 5 6 A5 7

ز م م م A4

A3

A2 5 10 A2 > 10A1 > 11 A0 > 12 13 15 02

PLCC Top V						TSOP Top View <b>Type 1</b>					
A15 VPP PGM	1	A11	0		1		32		Ъ		OE
	30		A9 [		2			31	R	A10	
5 3 1 31	29 S A14	A8	A13	4	3		30	29	Б	07	CE
6	28 ( A13 27 ( A8	A14		6	5		28		R	05	O6
8	26 ( A9	PGM		₹° [	7		26	27	Б	05	O4
9	25 { <u>A11</u> 24 { OE	VPP	VCC [	8	9		24	25	R	O3	GND
10		VPP	A16	10	9			23	Ε	02	and
12	23 { <u>A10</u> 22 { CE	A15	A12	12	11		22	21	R	00	01
<sup>13</sup> 15 17 19	21 \$ 07	A7		14	13		20	21 19	E	O0 A1	A0
14 16 18 2	20	A5	A6 [	14	15		18	19	Н	AT	40
O2 O3 O5		AS	A4 <sup>[</sup>	16	15		10	17	Б	A3	A2
01 GND 04	06										



# 1 Megabit (128K x 8) Low Voltage **OTP CMOS EPROM**



## **Description** (Continued)

The AT27LV010A is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.

The AT27LV010A operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.


Atmel's AT27LV010A has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV010A programs exactly the same way as a standard 5V AT27C010 and uses the same programming equipment.

#### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

AT27LV010A

#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias .	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground	2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to - 2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 volts for pulses of less than 20 ns.

### **Operating Modes**

Mode \ Pin	CE	OE	PGM	Ai	Vpp	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc <sup>(2)</sup>	Dout
Output Disable <sup>(2)</sup>	Х	VIH	Х	Х	Х	Vcc (2)	High Z
Standby <sup>(2)</sup>	VIH	Х	Х	Х	Х	V <sub>CC</sub> <sup>(2)</sup>	High Z
Rapid Program <sup>(3)</sup>	VIL	VIH	VIL	Ai	Vpp	Vcc <sup>(3)</sup>	DIN
PGM Verify <sup>(3)</sup>	VIL	VIL	VIH	Ai	Vpp	Vcc <sup>(3)</sup>	Dout
PGM Inhibit <sup>(3)</sup>	VIH	Х	Х	Х	Vpp	Vcc <sup>(3)</sup>	High Z
Product Identification <sup>(3, 5)</sup>	VIL	VIL	х	$A9 = V_{H} (^{4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A16 = V_{IL}$	х	V <sub>CC</sub> <sup>(3)</sup>	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Read, output disable, and standby modes require,  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .
- 3. Refer to Programming Characteristics. Programming modes require  $V_{CC}$  = 6.5V.

4.  $V_H = 12.0 \pm 0.5 V$ .

5. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





#### DC and AC Operating Conditions for Read Operation

		AT27LV010A						
		-90	-12	-15				
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C				
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
		3.0V to 3.6V	3.0V to 3.6V	3.0V to 3.6V				
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%				

#### **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Мах	Units
$V_{CC} = 3$	.0V to 3.6V				
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
ILO	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
I <sub>PP1</sub> <sup>(2)</sup>	VPP (1) Read/Standby Current	VPP = V <sub>CC</sub>		10	μA
ISB V <sub>CC</sub> <sup>(1)</sup> Standby Current		$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μA
128		I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		100	μA
Icc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz, } I_{OUT} = 0 \text{ mA,}}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage		-0.6	0.8	V
Vih	Input High Voltage		2.0	Vcc + 0 .5	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	VIN = 0V to VCC		±1	μA
ILO	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = V <sub>CC</sub>		10	μA
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I <sub>SB</sub>	VCC Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
lcc	V <sub>CC</sub> Active Current	$\frac{f = 5 \text{ MHz, } I_{OUT} = 0 \text{ mA,}$ CE = V <sub>IL</sub>		25	mA
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
Vol	Output Low Voltage	lo <sub>L</sub> = 2.1 mA		0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V


Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.  V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

#### AC Characteristics for Read Operation ( $V_{CC} = 3.0V$ to 3.6V and 4.5V to 5.5V)

					AT27L	.V010A			
			-9	90	-*	12	-	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(3)</sup>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		90		120		150	ns
tce <sup>(2)</sup>	CE to Output Delay	$\overline{OE} = V_{IL}$		90		120		150	ns
toe <sup>(2, 3)</sup>	OE to Output Delay	$\overline{CE} = V_{IL}$		50		50		60	ns
tDF <sup>(4, 5)</sup>	$\overline{OE}$ or $\overline{CE}$ High to Output Float, whichever occurred first			40		40		50	ns
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

# AC Waveforms for Read Operation <sup>(1)</sup>




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2.  $\overline{OE}$  may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.
  - 3.  $\overline{OE}$  may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






#### Input Test Waveform and Measurement Level



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)



Note: CL = 100 pF including jig capacitance.


# **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C)<sup>(1)</sup>

	Тур	Max	Units	Conditions	
CIN	4	8	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

# AT27LV010A





- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}.$ 
  - 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27LV010A a 0.1  $\mu F$  capacitor is required across VPP and ground to suppress spurious voltage transients.

#### **DC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm~$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm~$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm~$  0.25V

		Test	L	imits	
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	$V_{\text{IN}} = V_{\text{IL}},  V_{\text{IH}}$		±10	μA
VIL	Input Low Level		-0.6	0.8	V
VIH	Input High Level		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
Voн	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
IPP2	VPP Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		20	mA
Vid	A9 Product Identification Voltage		11.5	12.5	V





## **AC Programming Characteristics**

 $T_{\text{A}}$  = 25  $\pm$  5°C,  $V_{\text{CC}}$  = 6.5  $\pm$  0.25V,  $V_{\text{PP}}$  = 13.0  $\pm$  0.2V

Sym-	Test Conditions* <sup>(1)</sup>	Lir	nits	
bol	Parameter	Min	Max	Units
tAS	Address Setup Time	2		μS
tCES	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
t <sub>DS</sub>	Data Setup Time	2		μS
tан	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Output Float Delay <sup>(2)</sup>	0	130	ns
tvps	VPP Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
tpw	PGM Program Pulse Width (3)	95	105	μS
toE	Data Valid from OE		150	ns
<b>t</b> PRT	VPP Pulse Rise Time During Programming	50		ns

\*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)......20 ns Input Pulse Levels.....0.45V to 2.4V Input Timing Reference Level.....0.8V to 2.0V Output Timing Reference Level.....0.8V to 2.0V

- Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
  - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\,\mu sec\pm$  5%.


#### Atmel's 27LV010A Integrated Product Identification Code<sup>(1)</sup>

		Pins					Hex			
Codes	A0	07	O6	O5	O4	O3	O2	O1	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Note: 1. The AT27LV010A has the same Product Identification Code as the AT27C010. Both are programming compatible.

### **Rapid Programming Algorithm**

A 100  $\mu$ s PGM pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 100  $\mu$ s PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu$ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



tACC	Icc Vcc :	(mA) = 3.6V	Ordering Code	Package	Operation Range		
(ns)	Active	Standby	5	9			
90	8	0.02	0.02 AT27LV010A-90JC 32J AT27LV010A-90TC 32T		Commercial (0°C to 70°C)		
	8	0.02	AT27LV010A-90JI AT27LV010A-90TI	32J 32T	Industrial (-40°C to 85°C)		
120	8	0.02	AT27LV010A-12JC AT27LV010A-12TC	32J 32T	Commercial (0°C to 70°C)		
	8	0.02	AT27LV010A-12JI AT27LV010A-12TI	32J 32T	Industrial (-40°C to 85°C)		
150	8	0.02	AT27LV010A-15JC AT27LV010A-15TC	32J 32T	Commercial (0°C to 70°C)		
	8	0.02	AT27LV010A-15JI AT27LV010A-15TI	32J 32T	Industrial (-40°C to 85°C)		

# **Ordering Information**

Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)



Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com