

V53C104 FAMILY HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM

PRELIMINARY

85/85L	10/10L	12/12L	
85 ns	100 ns	120 ns	
40 ns	45 ns	55 ns	
55 ns	65 ns	75 ns	
160 ns	190 ns	220 ns	
851	10L	12L	
1.5 mA	1.5 mA	1.5 mA	
	85 ns 40 ns 55 ns 160 ns	85 ns 100 ns 45 ns 55 ns 65 ns 160 ns 190 ns 85L 10L	

Features

- Low power dissipation for V53C104-12
 - Operating Current—70 mA max.
 - TTL Standby Current—3.5 mA max.
- Low CMOS Standby Current
 - V53C104—3 mA max.
 - V53C104L—1.5 mA max.
- Read-Modify-Write, RAS-only Refresh, CASbefore-RAS Refresh capability
- Fast Page Mode operation for a sustained data rate greater than 18 MHz
- 512 Refresh cycles/8 ms
- Standard package is 20 pin Plastic DIP. Consult factory on SOJ and ZIP packages.
- Industrial temperature range (I), -40 to +85°C, consult factory

Description

The Vitelic V53C104 is a high speed 262144 x 4 bit CMOS dynamic random access memory. Fabricated with Vitelic's VICMOS technology, the V53C104 offers a combination of size and features unattainable with NMOS technology: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, on request extended refresh for very low data retention power (V53C104L).


All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 512 (x4) bits within a row with cycle times as short as 55 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C104 ideally suited for graphics, digital signal processing and high performance computing systems.

The V53C104L (-12) offers a maximum data retention power of 10 mW when operating in CMOS standby mode and performing RAS-only or CASbefore-RAS refresh cycles. For Selected V53C104L devices with Refresh Interval longer than 8 ms, consult factory.


Device Usage Chart

Operating	Pac	kage Out	line	Acc	ess Time	(ns)	Power		
Temperature Range	P	К	Z	85	100	120	Low	Std.	Temperature Mark
0°C to 70 °C	•	•	•	•	•	•	•	•	Blank







Description	Pkg.	Pin Count
Plastic DIP	Р	20
SOJ	K	26
Plastic ZIP	Z	20




20 Lead Plastic DIP PIN CONFIGURATION **Top View**



26 Lead SOJ Package PIN CONFIGURATION Top View



20 Lead Plastic ZIP PIN CONFIGURATION **Top View**



PIN NAMES

A ₀ ~ A ₉	Address inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
1/0, ~ 1/0,	Data Input, Output
V _{cc}	+5V Supply
V _{ss}	0V Supply
NC	No Connect

Absolute Maximum Ratings*

Ambient Temperature	
Under Bias	10°C to +80°C
Storage Temperature (plastic)	55°C to +125°C
Voltage on any Pin Except V _{DD}	
Relative to V _{ss}	1.0 V to +7.0 V
Voltage on V _{DD} relative to V _{ss}	1.0 V to +7.0 V
Data Output Current	50 mA
Power Dissipation	1.0 W

^{*}Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Capacitance*

 $T_A = 25$ °C, $V_{DD} = 5 V \pm 10$ %, $V_{SS} = 0 V$

Symbol	Parameter	Тур.	Max.	Unit
C _{IN1}	Address, D _{IN}	3	4	pF
C _{IN2}	RAS, CAS, WE	4	5	рF
C _{OUT}	Output	4	6	pF


^{*} Note: Capacitance is sampled and not 100% tested



DC and Operating Characteristics (1-2) $T_A = 0$ °C to 70°C, $V_{DD} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, unless otherwise specified.


T-46-23-17

			٧	53C10)4	V5	3C10	1L			
Symbol	Parameter	Access Time	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Test Conditions	Notes
l _{Li}	Input Leakage Current (any input pin)	·	-10		10	-10		10	μА	V _{SS} ≤ V _{IN} ≤ V _{DD}	
I _{LO}	Output Leakage Current (for High-Z State)		-10		10	-10		10	μА	V _{SS} ≤ V _{OUT} ≤ V _{DD} RAS, CAS at V _{IH}	
		–85			95			95			
l _{DD1}	V _{DD} Supply Current,	-10			80			80	V	t _{RC} = t _{RC} (min.)	1, 2
וטטי	Operating	-12			70			70			
l ^{DDS}	V _{DD} Supply Current, TTL Standby				3.5			2.0	mA	RAS, CAS at V _{IH} other inputs ≥ V _{SS}	
_ ·		-85			95			95			
I _{DD3}	V _{DD} Supply Current,	-10	1		80			80	mA	t _{RC} = t _{RC} (min.)	2
DD3	RAS-Only Refresh	-12			70			70			
	V _{DD} Supply Current,	-85			50			50			
I _{DD4}	Fast Page Mode	-10			40			40	_ mA	Minimum Cycle	1, 2
004	Operation	-12			35			35			
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled				4			2.5	mA	RAS=V _{IH} , CAS=V _{IL} other inputs ≥ V _{SS}	1
I _{DD6}	V _{DD} Supply Current, CMOS Standby				3			1.5	m/	RAS ≥ V _{DD} -0.2 V, A CAS at V _{IH} all other inputs ≥ V _{SS}	
V _{IL}	Input Low Voltage	+			0.8	-1		0.8	v		3
V _{IH}	Input High Voltage		2.4		V _{DD}	+1 2.4		V _{DD} .	+1 V	,	3
V _{OL}	Output Low Voltage				0.4	•		0.4	1	l _{OL} = 4.2 mA	
V _{OH}	Output High Voltage		2.	4		2.4	•		\	/ I _{OH} = -5 mA	




AC Characteristics T_A = 0°C to 70°C, V_{DD} = 5 V \pm 10%, V_{SS} = 0V unless otherwise noted AC Test conditions, input pulse levels 0 to 3V

	JEDEC		_	85	/L	10	/L	12	/L	11-14	Notes
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t _{RL1RH1}	t _{RAS}	RAS Pulse Width	85	85K	100	85K	120	85K	ns	
2	t _{RL2RL2}	t _{RC}	Read or Write Cycle Time	160		190		220		ns	
3	t _{RH2RL2}	t _{RP}	RAS Precharge Time	65		80		90		ns	
4	t _{RL1CH1}	t _{CSH}	CAS Hold Time	85		100		120		ns	
5	t _{CL1CH1}	t _{CAS}	CAS Pulse Width	30		35		40		ns	
6	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay	25	55	25	65	30	80	ns	
7	t _{wh2CL2}	t _{RCS}	Read Command Setup Time	0		0		0		ns	4
8	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0		0		0		ns	
9	t _{RL1AX}	t _{RAH}	Row Address Hold Time	15		15		20		ns	
10	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0		0		0		ns	
11	t _{CL1AX}	t _{CAH}	Column Address Hold Time	15		20		25		ns	
12	t _{CL1RH1(R)}	t _{RSHr}	RAS Hold Time (Read Cycle)	30		35		40		ns	
13	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	15		15		15		ns	
14	t _{CH2WX}	t _{RCH}	Read Command Hold Time Referenced to CAS	5		5		5		ns	5
15	t _{RH2WX}	t _{RRH}	Read Command Hold Time Referenced to RAS	5.		5		5		ns	5
16	t _{OEL1RH2}	t _{ROH}	RAS Hold Time Referenced to OE	0		0		0		ns	
17	t _{GL1QV}	toac	Access Time from OE		20		25		30	ns	
18	t _{CL1QV}	tcac	Access Time from CAS		30		35		40	ns	6,7
19	t _{RL1QV}	tRAC	Access Time from RAS		85		100		120	ns	6,8,9
20	t _{AVQV}	t _{CAA}	Access Time from Column Address		40		45		55	ns	6,7, 10



AC Characteristics (Cont'd.)

	JEDEC		_	85	/L	100)/L	120	D/L	1154	Notes
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
21	t _{CL1QX}	t _{LZ}	OE or CAS to Low-Z Output	0		0		0		ns	17
22	t _{cH2QZ}	t _{HZ}	OE or CAS to High-Z Output	0	20	0	25	0	30	ns	17
23	t _{RL1AX}	t _{AR}	Column Address Hold Time from RAS	60		70		80		ns	
24	[†] RL1AV	t _{RAD}	RAS to Column Address Delay Time	20	45	20	55	25	65	ns	11
25	^t CL1RH1(W)	t _{RSH w}	RAS or CAS Hold Time in Write Cycle	30		35	\- -	40		ns	
26	t _{WL1CH1}	t _{cwL}	Write Command to CAS Lead Time	30		35		40	80	ns	
27	t _{WL1CL2}	t _{wcs}	Write Command Setup Time	0		0		0		ns	12,13
28	t _{CL1WH1}	twch	Write Command Hold Time	15		20		25		ns	
29	t _{WL1WH1}	t _{WP}	Write Pulse Width	15		20		25		ns	
30	t _{RL1WH1}	t _{wcr}	Write Command Hold Time from RAS	60		70		80		ns	
31	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	30		35		40		ns	
32	t _{DVWL2}	t _{DS}	Data in Setup Time	0		0		0		ns	14
33	t _{WL1DX}	t _{DH}	Data in Hold Time	15		20		25		ns	14
34	^t wL1GL2	t _{wo} н	Write to OE Hold Time	20		25		30		ns	14
35	t _{GH2DX}	t _{OED}	OE to Data Delay Time	25		30		35		ns	14
36	t _{RL2RL2} (RMW)	t _{RWC}	Read-Modify-Write Cycle Time	225		265		305		ns	
37	t _{RL1RH1} (RMW)	t _{RRW}	Read-Modify-Write Cycle RAS Pulse Width	150		175		205		ns	
38	t _{CL1WL2}	t _{cwp}	CAS to WE Delay	60		70		80		ns	12



AC Characteristics (Cont'd.)

	JEDEC		_	85	/L	10	/L	12	/L	l lock	Natas
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
39	t _{RL1WL2}	t _{RWD}	RAS to WE Delay in Read-Modify-Write Cycle	115		135		160		ns	12
40	t _{CL1CH1}	t _{CRW}	CAS Pulse Width (RMW)	95		110		125		ns	
41	t _{AVWL2}	t _{AWD}	Col. Address to WE Delay	70		80		85		ns	12
42	t _{CL2CL2}	t _{PC}	Fast Page Mode Read or Write Cycle Time	55		65		75		ns	
43	t _{CH2CL2}	t _{CP}	CAS Precharge Time	15		20		25		ns	
44	t _{AVRH1}	t _{CAR}	Column Address to RAS Setup Time	40		45		55		ns	
45	t _{CH2QV}	t _{CAP}	Access Time from Column Precharge		50		55		65	ns	7
46	t _{RL1DX}	t _{DHR}	Data in Hold Time Referenced to RAS	60		70		80		ns	
47	t _{CL1RL2}	t _{CSR}	CAS Setup Time CAS-before-RAS Refresh	10		10		10		ns	
48	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	0		0		0		ns	
49	t _{RL1CH1}	t _{CHR}	CAS Hold Time CAS-before-RAS Refresh	25		30		40		ns	
50	t _{CL2CL2} (RMW)	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	115		135		155		ns	
	t _T	t _T	Transition Time (Rise and Fall)	3	25	3	25	3	25	ns	15
		t _{RI}	Refresh Interval (512 Cycles)		8		8		8	ms	17




Notes:


- I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD} (max.) is measured with the
- 2. I_{DD} is dependent upon the number of address transitions. Specified I_{DD} (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) ≥ V_{ss} and V_{IH} (max.) ≤ V_{DD}.
- 4. t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{BCD} is greater than the specified t_{BCD} (max.), the access time is controlled by t_{CAA} and t_{CAC}.
- 5. Either t_{RRH} or t_{RCH} must be satisified for a Read Cycle to occur.
- 6. Measured with a load equivalent to two TTL inputs and 100 pF.
- 7. Access time is determined by the longer of t_{CAA} , t_{CAC} or t_{CAP} .
- 8. Assumes that $t_{RAD} \le t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
- 9. Assumes that $t_{RCD} \le t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
- 10. Assumes that $t_{RAD} \ge t_{RAD}$ (max.).
- 11. Operation within the t_{RAD} (max.) limit ensures that t_{RAD} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
- 12. t_{wcs} , t_{Rwp} , t_{Awp} and t_{cwp} are not restrictive operating parameters.
- 13. t_{wcs} (min.) must be satisfied in an Early Write Cycle.
- 14. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
- 15. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 5$ ns.
- 16. Assumes a three-state test load (5pF and a 380 Ohm Thevenin equivalent).
- 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.




Waveforms of Read Cycle



Waveforms of Early Write Cycle




Waveforms of OE Controlled Write Cycle




544 08

Waveforms of Read-Modify-Write Cycle







Waveforms of Fast Page Mode Read Cycle




Waveforms of Fast Page Mode Write Cycle







Waveforms of Fast Page Mode Read-Write Cycle




Waveforms of RAS-Only Refresh Cycle






Waveforms of CAS-before-RAS Refresh Cycle




Waveforms of Hidden Refresh Cycle (Read)





Waveforms of Hidden Refresh Cycle (Write)




544 16





Waveforms of CAS-before-RAS Refresh Counter Test Cycle



Functional Description

The V53C104 is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C104 reads and writes data by multiplexing a 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing RAS low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{sp}/t_{cp} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal High during a RAS/CAS operation. The column address must be held for a minimum specified by t_{AR}. Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The Write Cycle can be WE controlled or CAS controlled depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In the CAS-controlled Write Cycle when the leading edge of WE occurs prior to the CAS low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with RAS or CAS will maintain the output in the High-Z state.

In the WE controlled Write Cycle, OE must be in the high state and toen must be satisfied.

Refresh Cycle

To retain data, 512 Refresh Cycles are required in each 8 ms period. There are two ways to refresh the memory:

- 1. By clocking each of the 512 row addresses (A0 through A8) with RAS at least once every 8 ms. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C104 will use the output of an internal 9-bit counter as the source or row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output will remain in the High-Z state during the cycle. A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter.

Data Retention Mode

The V53C104 offers a CMOS standby mode that is entered by causing the RAS clock to swing between a valid V_{II} and an "extra high" V_{III} within 0.2V of V_{DD}. While the RAS clock is at the "extra high" level, the V53C104 power consumption is reduced to the low I_{DD6} level. Overall I_{DD} consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{RC}) \times (I_{ACTIVE}) + (t_{RX} - t_{RC}) \times (I_{DD6})}{t_{RX}}$$

Where: t_{BC} = Refresh Cycle Time t_{ex} = Refresh Interval / 512

Fast Page Mode Operation

Fast Page Mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of CAS, eliminating tasc and ta from the critical timing path. CAS latches the address into the column address buffer and acts as an output enable. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of CAS, the access time is referenced to the CAS rising edge and is specified by t_{CAP} . If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t_{caa}. In both cases, the falling edge of CAS latches the address and enables the output.

Fast Page Mode provides a sustained data rate of over 18 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

Data Rate =
$$\frac{512}{t_{RC} + 511 \times t_{PC}}$$

Data Output Operation

The V53C104 Input/Output is controlled by OE, CAS, WE and RAS. A RAS low transition enables the transfer of data to and from the selected row address in the Memory Array. A RAS high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a RAS low transition, a CAS low transition or CAS low level enables the internal I/O path. A CAS high transition or a CAS high level disables the I/O path and the output driver if it is enabled. A CAS low transition while RAS is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding OE high. The OE signal has no effect on any data stored in the output latches. A WE low level can also disable the output drivers when CAS is low. During a Write cycle, if WE goes low at a time in relationship to CAS that would normally cause the outputs to be active, it is necessary to use OE to disable the output drivers prior to the WE low transition to allow Data In Setup Time (t_{ps}) to be satisfied.


Power On

After application of the V_{pp} supply, an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).


During power on, the V_{DD} current requirement of the V53C104 is dependant on the input levels of RAS and CAS. If RAS is low during Power On, the device will go into an active cycle and Inp will exhibit current transients. It is recommended that RAS and CAS track with $V_{\scriptscriptstyle DD}$ or be held at a valid $V_{\scriptscriptstyle IH}$ during Power On to avoid current surges.


Vitelic V53C104 Data Output Table 1. Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controllled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	OE Controlled. High OE = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z



Package Outline






526 18

20 Pin Plastic DIP

Dimension	Inches	Millimeters
Α	.920 max.	23.368 max.
В	.060	1.524
С	.090/.110	2.286/2.794
D	.015/.020	.381/.508
E	.900	22.86
F	.040/.065	1.016/1.651
G	.125/.150	3.175/3.810
Н	.005/.050	.127/1.270
ı		
J	.130/.180	3.302/4.572
К	.330 max.	8.382 max.
L	.300 max.	7.62 max.
М	.009/.012	.229/.305
N	-	






20 Pin ZIP Package

Dimension	Inches	Millimeters
Α	1.055 max.	26.80 max.
В	.053	1.346
С	.050	1.27
D	.016/.024	.40/.60
E	.950	24.13
F	-	
G	.118 min.	3.0 min.
Н	.104/.120	2.65/3.05
i	.008/.012	0.20/0.30
J	.270/.300	6.858/7.62
К	.100	2.54
L	.345 max.	8.763 max.
М	_	-
N		_





26 SOJ

Dimension	Inches	Millimeters
Α	.487/.493	12.37/12.52
В	.045 × 45°	1.14 x 45°
С	.050 Typ.	1.27 Typ.
D	.017	.043
E	.457/.463	11.61/11.76
F	.287/.293	7.29/7.44
G	.317/.327	8.05/8.31
н	.133/.139	3.38/3.53
ı	-	_
J	.517/.527	13.13/13.39
К	.110	2.79
L	.257/.263	6.53/6.69
М	_	_
N	_	

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com