## SN54LVC138A供应商

## SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCAS2911 - MARCH 1993 - REVISED OCTOBER 1998

- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Package, and DIPs (J)


### description

The SN54LVC138A 3-line to 8-line decoder/demultiplexer is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation and the SN74LVC138A 3-line to 8-line decoder/demultiplexer is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The 'LVC138A devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation

SN74LVC138A D, DB, OR PW PACKAGE (TOP VIEW)									
A [ B [ <u>C [</u> <u>G2A [</u> G1 [ Y7 [ GND [	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V <sub>CC</sub> Y0 Y1 Y2 Y3 Y4 Y5 Y6						

SN54LVC138A ... J OR W PACKAGE



NC - No internal connection

DND DND Υ5

delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one active-high enable input reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC138A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVC138A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCAS291I - MARCH 1993 - REVISED OCTOBER 1998

	FUNCTION TABLE												
ENA	ENABLE INPUTS		SEL	ECT INP	UTS				OUTI	PUTS			
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
X	Х	н	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	Н
н	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	Н
н	L	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	Н
н	L	L	н	L	L	н	Н	Н	н	L	Н	Н	Н
н	L	L	н	L	Н	н	Н	Н	Н	Н	L	Н	Н
н	L	L	н	Н	L	н	Н	Н	Н	Н	Н	L	Н
н	L	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L


logic symbols (alternatives)<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.



SCAS291I - MARCH 1993 - REVISED OCTOBER 1998



logic diagram (positive logic)

Pin numbers shown are for the D, DB, J, PW, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)		-0.5  V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through V <sub>CC</sub> or GND		±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	Dpackage	113°C/W
	DB package	131°C/W
	PW package	149°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SCAS291I - MARCH 1993 - REVISED OCTOBER 1998

### recommended operating conditions (see Note 4)

			SN54L	/C138A	SN74L	/C138A		
			MIN	MAX	MIN	MAX	UNIT	
	Cumple weltere	Operating	2	3.6	1.65	3.6	v	
VCC	Supply voltage	Data retention only	1.5		1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V			$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2			
		V <sub>CC</sub> = 1.65 V to 1.95 V				$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V				0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		0.8		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		V <sub>CC</sub> = 1.65 V				-4		
lau		$V_{CC} = 2.3 V$				-8	mA	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12		-12	IIIA	
		$V_{CC} = 3 V$		-24		-24		
		V <sub>CC</sub> = 1.65 V				4		
la.	l our lovel output ourrest	$V_{CC} = 2.3 V$				8	mA	
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12		12	mA	
		$V_{CC} = 3 V$		24		24		
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	0	10	ns/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS291I - MARCH 1993 - REVISED OCTOBER 1998

DADAMETED	TEST CONDITIONS		SN54	LVC138	4	SN74	LVC138	4	UNIT
PARAMETER		Vcc	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
	1	1.65 V to 3.6 V				V <sub>CC</sub> -0.2			
	I <sub>OH</sub> = -100 μA	2.7 V to 3.6 V	V <sub>CC</sub> -0.2	2					
	$I_{OH} = -4 \text{ mA}$	1.65 V				1.2			
Vон	I <sub>OH</sub> = -8 mA	2.3 V				1.7			V
		2.7 V	2.2			2.2			
	I <sub>OH</sub> = -12 mA	3 V	2.4			2.4			
	I <sub>OH</sub> = -24 mA	3 V	2.2			2.2			
		1.65 V to 3.6 V						0.2	
	I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V			0.2				
\/	I <sub>OL</sub> = 4 mA	1.65 V						0.45	V
VOL	I <sub>OL</sub> = 8 mA	2.3 V						0.7	v
	I <sub>OL</sub> = 12 mA	2.7 V			0.4			0.4	
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.55	
lj	$V_{I} = 5.5 V \text{ or GND}$	3.6 V			±5			±5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			10			10	μA
ΔICC	One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500			500	μA
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		5			5		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
	A or B or C			7.9	1	6.7	
<sup>t</sup> pd	G2A or G2B	Y		7.4	1	6.5	ns
	G1			6.4	1	5.8	

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER			SN74LVC138A							
	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	= V <sub>CC</sub> ± 0.2	C = 2.5 V ± 0.2 V V <sub>CC</sub> = 2.7 V V <sub>CC</sub> = 3 ± 0.3		3.3 V 3 V	UNIT		
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B or C	Y	15.9	1	9.9		7.9	1	6.7	ns
t <sub>pd</sub>	G2A or G2B		15.4	1	9.4		7.4	1	6.5	
	G1		14.4	1	8.4		6.4	1	5.8	
<sup>t</sup> sk(o) <sup>‡</sup>									1	ns


<sup>‡</sup> Skew between any two outputs of the same package switching in the same direction



SCAS2911 - MARCH 1993 - REVISED OCTOBER 1998


### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	V <sub>CC</sub> = 3.3 V	UNIT
	FARAMETER	CONDITIONS	ТҮР	TYP	TYP	UNIT
Cpd	Power dissipation capacitance	f = 10 MHz	25	26	27	pF




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





SCAS291I - MARCH 1993 - REVISED OCTOBER 1998




- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpl H and tpHI are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



SCAS291I – MARCH 1993 – REVISED OCTOBER 1998



NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.

G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com