


#### SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311F - JANUARY 1993 - REVISED JUNE 1998

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- **Power Off Disables Outputs, Permitting** Live Insertion
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**



#### description

This octal bus transceiver and register is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  ${\sf V}_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC2952A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




SCAS311F - JANUARY 1993 - REVISED JUNE 1998

#### **FUNCTION TABLE**†

	INPUTS							
CLKENAB	CLKAB	OEAB	В					
Н	Х	L	Χ	в <sub>0</sub> ‡ в <sub>0</sub> ‡				
Х	H or L	L	Χ	в <sub>0</sub> ‡				
L	$\uparrow$	L	L	L				
L	$\uparrow$	L	Н	Н				
Х	X	Н	Χ	Z				

<sup>†</sup> A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

### logic symbol§




<sup>§</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>‡</sup>Level of B before the indicated steady-state input conditions were established

#### logic diagram (positive logic)



#### SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311F - JANUARY 1993 - REVISED JUNE 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	
(see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of  $V_{\hbox{\scriptsize CC}}$  is provided in the recommended oprating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V/00	Supply voltage	Operating	1.65	3.6	V
VCC	Supply voltage	Data retention only	1.5		V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2		
V <sub>IL</sub>		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
٧ <sub>I</sub>	Input voltage	•	0	5.5	V
.,	Output valte as	High or low state	0	Vcc	V
VO	Output voltage	3 state		5.5	
	High land autom and	V <sub>CC</sub> = 1.65 V		-4	
1		V <sub>CC</sub> = 2.3 V		-8	A
IOH	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V	-24		
		V <sub>CC</sub> = 1.65 V		4	
lOL	Lavidaval autout avenue	V <sub>CC</sub> = 2.3 V		8	
	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
	V <sub>CC</sub> = 3 V			24	
Δt/Δν	Input transition rise or fall rate	-	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		VCC	MIN	TYP <sup>†</sup>	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$		1.65 V to 3.6 V	V <sub>CC</sub> -0.2				
		I <sub>OH</sub> = -4 mA	1.65 V	1.2					
\/a	V	I <sub>OH</sub> = -8 mA	2.3 V	1.7			v		
VOH		12 mA		2.7 V	2.2			V	
		$I_{OH} = -12 \text{ mA}$		3 V	2.4				
		I <sub>OH</sub> = -24 mA		3 V	2.2			l	
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA	1.65 V			0.45			
VOL		I <sub>OL</sub> = 8 mA	2.3 V			0.7	V		
		I <sub>OL</sub> = 12 mA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA		3 V			0.55		
lį	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
loff		$V_I$ or $V_O = 5.5 V$		0			±10	μΑ	
l <sub>OZ</sub> ‡		V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μΑ	
		V <sub>I</sub> = V <sub>CC</sub> or GND		0.014		10			
ICC		3.6 V ≤ V <sub>I</sub> ≤ 5.5 V§	IO = 0	3.6 V	10		μΑ		
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		5		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5		pF	

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V <sub>CC</sub> =		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	ock Clock frequency			¶		¶		150		150	MHz	
t <sub>W</sub>	Pulse duration, CLK high or low		¶		¶		3.3		3.3		ns	
	Catua tima	Data before CLK high	¶		¶		1.7		1.3			
<sup>l</sup> su	t <sub>SU</sub> Setup time	CLKEN before CLK high	¶		¶		1.3		1.1		ns	
t Hald Care	Data after CLK high	¶		¶		1.8		1.1				
l <sup>t</sup> h	t <sub>h</sub> Hold time	CLKEN after CLK high	¶		¶		1.4		1.1		ns	

This information was not available at the time of publication.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. § This applies in the disabled state only.

#### SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311F - JANUARY 1993 - REVISED JUNE 1998

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INTOT)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
fmax			†		†		150		150		MHz		
<sup>t</sup> pd	CLKAB or CLKBA	B or A	†	†	†	†		8.8	1	8.2	ns		
t <sub>en</sub>	ŌĒ	A or B	†	†	†	†		9	1	7.8	ns		
<sup>t</sup> dis	ŌE	A or B	†	†	†	†		8.8	1	7.8	ns		
t <sub>sk(o)</sub> ‡										1	ns		

<sup>†</sup> This information was not available at the time of publication.

### operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
			CONDITIONS	TYP	TYP	TYP	
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	79	pF
Cpa	Cpd per transceiver	Outputs disabled	1 = 10 MH2	†	†	41	pr

<sup>&</sup>lt;sup>†</sup> This information was not available at the time of publication.

<sup>‡</sup> Skew between any two outputs of the same package switching in the same direction

**ENABLE AND DISABLE TIMES** 

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2$  ns.  $t_f \leq 2$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.

**PROPAGATION DELAY TIMES** 

- F. tp71 and tp7H are the same as ten.
- G. tpLH and tpHL are the same as tod.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega,~t_f \leq$  2 ns.  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

### Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com