FAIRCHILD

SEMICONDUCTOR

74VCX16601

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA and CLKENBA.

The VCX16601 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The VCX16601 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
 t_{PD} (A to B, B to A)

2.9 ns max for 3.0V to 3.6V V_{CC}

Power-down high impedance inputs and outputs

March 1998

Revised October 2004

- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})
- ± 24 mA @ 3.0V $\rm V_{CC}$
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance: Human body model > 2000V
 - Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74VCX16601GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCX16601MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2004 Fairchild Semiconductor Corporation DS500126

74VCX16601

Connection Diagrams

Pin A	ssignment f	or T	SSOP
OEAB —	1	56	CLKENAB
LEAB —	2	55	- CLKAB
A1 —	3	54	— В ₁
GND —	4	53	- GND
A ₂ —	5	52	— в ₂
A3 —	6	51	— B ₃
v _{cc} —	7	50	-v _{cc}
A ₄ —	8	49	— в ₄
A5 —	9	48	— в ₅
A ₆ —	10	47	— в ₆
GND —	11	46	- GND
A ₇ —	12	45	— в ₇
A ₈ —	13	44	— в ₈
A ₉ —	14	43	— в ₉
A ₁₀ —	15	42	- B ₁₀
A ₁₁ —	16	41	— B ₁₁
A ₁₂ —	17	40	— В ₁₂
GND —	18	39	- GND
A _{1 3} —	19	38	— В ₁₃
A ₁₄ —	20	37	— ^в 1 4
A ₁₅ —	21	36	— B ₁₅
v _{cc} —	22	35	-v _{cc}
A ₁₆ —	23	34	— B ₁₆
A ₁₇ —	24	33	— В ₁₇
GND —	25	32	— GND
A ₁₈ —	26	31	— В ₁₈
OEBA -	27	30	- CLKBA
LEBA —	28	29	- CLKENBA

Pin Assignment for FBGA

	1	2	3	4	5	6
A	0	0	0	0	0	0
В		õ				
υ	Ó	Ó	Ò	Ò	Ò	Ó
D	0	0	0	0	0	0
ш	0	0	0	0	0	0
н	0	0	0	0	0	0
G		0				
н		0				
ſ	0	0	0	0	0	0

(Top Thru View)

Pin Descriptions

Pin Names	Description
OEAB, OEBA	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	CLKENAB	B ₁	B ₂
В	A ₄	A ₃	LEAB	CLKAB	B ₃	Β ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	B_5	B ₆
D	A ₈	A ₇	GND	GND	В ₇	B ₈
Е	A ₁₀	A ₉	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	В ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
Н	A ₁₆	A ₁₅	OEBA	CLKBA	B ₁₅	B ₁₆
J	A ₁₇	A ₁₈	LEBA	CLKENBA	B ₁₈	B ₁₇

Truth Table

(Note 4)

	Inp	outs			Outputs
CLKENAB	OEAB	LEAB	CLKAB	A _n	B _n
Х	Н	Х	х	Х	Z
Х	L	н	х	L	L
Х	L	н	х	н	н
Н	L	L	х	Х	B ₀ (Note 5)
н	L	L	х	Х	B ₀ (Note 5)
L	L	L	\uparrow	L	L
L	L	L	\uparrow	н	н
L	L	L	L	Х	B ₀ (Note 5)
L	L	L	н	х	B ₀ (Note 6)

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



Absolute Maximum Ratings(Note 7)

		Cor
Supply Voltage (V _{CC})	-0.5V to +4.6V	00
DC Input Voltage (VI)	-0.5V to +4.6V	Pow
Output Voltage (V _O)		Op
Outputs 3-Stated	-0.5V to +4.6V	Input
Outputs Active (Note 8)	–0.5 to V_{CC} + 0.5V	Outp
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA	Οι
DC Output Diode Current (I _{OK})		Οι
V _O < 0V	–50 mA	Outp
$V_{O} > V_{CC}$	+50 mA	VC
DC Output Source/Sink Current		VC
(I _{OH} /I _{OL})	±50 mA	Vc
DC V _{CC} or Ground Current per		Vc
Supply Pin (I _{CC} or Ground)	±100 mA	Free
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	Minii

Recommended Operatin Conditions (Note 9)	g
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V _O)	
Output in Active States	0V to V_{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
$V_{CC} = 1.65V$ to 2.3V	±6 mA
V _{CC} = 1.4V to 1.6V	±2 mA
Free Air Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V

Note 7: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 8: I_{O} Absolute Maximum Rating must be observed.

Note 9: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	$0.65 \times V_{CC}$		v
			1.4 - 1.6	$0.65 \times V_{CC}$		
VIL	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 - V _{CC}	V
			1.4 - 1.6		0.35 - V _{CC}	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
		$I_{OH} = -100 \ \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
		$I_{OH} = -100 \ \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \ \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

Symbol	Parameter	Conditions	V _{cc} (V)	Min	Max	Units
OL	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
		I _{OL} = 100 μA	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
		I _{OL} = 100 μA	1.65 - 2.3		0.2	
		I _{OL} = 6 mA	1.65		0.3	
		I _{OL} = 100 μA	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
I	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7 - 3.6		±5.0	μA
oz	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	1.4 - 3.6		±10.0	A
		$V_I = V_{IH} \text{ or } V_{IL}$	1.4 - 3.0		±10.0	μA
OFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10.0	μA
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.4 - 3.6		20.0	
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 10)	1.4 - 3.6		±20.0	μA
VICC	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

Note 10: Outputs disabled or 3-STATE only.

			V _{CC}	$T_{A} = -40^{\circ}$	C to + 85°C		Fig
Symbol	Parameter	Conditions	(V)	Min	Max	Units	Nur
f _{MAX}	Maximum Clock Frequency	C _L = 30 pF	3.3 ± 0.3	250			
			2.5 ± 0.2	200			
			1.8 ± 0.15	100		MHz	
		C _L = 15 pF	1.5 ± 0.1	80.0			
t _{PHL}	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.8	2.9		
t _{PLH}	Bus-to-Bus		2.5 ± 0.2	1.0	3.5		Figu
			1.8 ± 0.15	1.5	7.0	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figu
t _{PHL}	Propagation Delay	$C_1 = 30 \text{ pF}, R_1 = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PLH}	Clock-to-Bus		2.5 ± 0.2	1.0	4.4		Figu
			1.8 ± 0.15	1.5	8.8	ns	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figu
t _{PHL}	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PLH}	LE-to-Bus		2.5 ± 0.2	1.0	4.4		Figu
			1.8 ± 0.15	1.5	8.8	ns	
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figu
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.8		
t _{PZH}			2.5 ± 0.2	1.0	4.9		Figu 3
			1.8 ± 0.15	1.5	9.8	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figu 9,
t _{PLZ}	Output Disable Time	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	0.8	3.7		
t _{PHZ}			2.5 ± 0.2	1.0	4.2		Figu 3
			1.8 ± 0.15	1.5	7.6	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figu 9,
ts	Setup Time	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5			_
			1.8 ± 0.15	2.5		ns	Fig
		$C_{L} = 15 \text{ pF}, R_{L} = 500\Omega$	1.5 ± 0.1	3.0			
t _H	Hold Time	$C_{L} = 30 \text{ pF}, R_{L} = 500\Omega$	3.3 ± 0.3	1.0			
			2.5 ± 0.2	1.0			
			1.8 ± 0.15	1.0		ns	Fig
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	1.5			1
			2.5 ± 0.2	1.5			Fig
			1.8 ± 0.15	4.0		ns	Fig
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	4.0			
tOSHL	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3		0.5		
t _{OSLH}	(Note 12)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_{1} = 15 \text{ pF}, R_{1} = 2k\Omega$	1.5 ± 0.1	1	1.5		

Note 11: For C_L = 50pF, add approximately 300ps to the AC maximum specification.


Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Symbol	Parameter	Conditions	V _{cc}	$T_A = +25^{\circ}C$	Units
Symbol	Faranieter	conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	
Capa Symbol	Citance Parameter	Conditi	ons	T _A = +25°C	Units
C _{IN}	Input Capacitance	$V_I = 0V \text{ or } V_{CC}$		6.0	pF
		$V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V$		0.0	р
					- 5
C _{I/O}	Output Capacitance	$V_I = 0V \text{ or } V_{CC},$		7.0	
C _{I/O}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$		7.0	pF
C _{I/O} C _{PD}	Output Capacitance Power Dissipation Capacitance			7.0 20.0	pF

74VCX16601


www.fairchildsemi.com


7











Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com