查询SN74LVCZ161284A供应商

捷多邦,专业PCB打样工厂,24小**SN74比**及CZ161284A 19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP SCES358B – SEPTEMBER 2001 – REVISED SEPTEMBER 2002

HD

A9

A10 3

DGG PACKAGE

(TOP VIEW)

DIR

Y9

Y10

- Power-On Reset (POR) Prevents Printer Errors When Printer Is Turned On, But No Valid Signal Is at Pins A9–A13
 - Operates From 3 V to 3.6 V
 - 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
 - Designed for the IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
 - Flow-Through Architecture Optimizes PCB
 Layout
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

 4000-V Human-Body Model (A114-A)
 - 350-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)

description/ordering information

The SN74LVCZ161284A is designed for 3-V to 3.6-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high, and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

Т _А	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING			
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74LVCZ161284AGR	LVCZ161284A			

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



A11 [4	45] Y11
A12	5	44] Y12
A13	6	43] Y13
V _{CC}	7	42	V _{CC} CABLE
A1 [] B1
A2 🛛	9	40	B2
GND [10	39	GND
A3 [11	38] вз
A4 [12	37	B4
A5 🛛	13	36] B5] B6
A6 [14	35	B6
GND [15	34	GND
A7 [16	33] B7
A8 [17	32] B8
V _{CC}	18	31	V _{CC} CABLE
PERI LOGIC IN			PERI LOGIC OUT
A14 🛛	20	29] C14
A15	21	28] C15
A16	22	27] C16
A17 [23	26] C17
HOST LOGIC OUT	24	25	HOST LOGIC IN
1		-	750.00

ORDERING INFORMATION

SN74LVCZ161284A 19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP SCES358B – SEPTEMBER 2001 – REVISED SEPTEMBER 2002

description/ordering information (continued)

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k Ω integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.


The device has two supply voltages. V_{CC} is designed for 3-V to 3.6-V operation. V_{CC} CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when V_{CC} CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The Power-On Reset (POR) ensures that the Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer system errors caused by deasserting the BUSY signal in the cable at power on.

INPUTS			NODE				
DIR	HD	OUTPUT	MODE				
<u> </u>	Open drain		A9–A13 to Y9–Y13 and PERI LOGIC IN to PERI LOGIC OUT				
		Totem pole	B1–B8 to A1–A8 and C14–C17 to A14–A17				
L	Н	Totem pole	B1–B8 to A1–A8, A9–A13 to Y9–Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14–C17 to A14–A17				
н		Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT				
		Totem pole	C14-C17 to A14-A17				
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT				


FUNCTION TABLE

SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002



NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.

- B. The PMOS transistor prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND.
- C. Active input detection circuit forces Y9-Y13 to the high state after power on, until one of the A9-A13 pins goes high (see below).



Active Input Detection Circuit



SCES358B – SEPTEMBER 2001 – REVISED SEPTEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range: V _{CC} CABLE	
Input and output voltage range, V _I and V _O : Cable side (see Notes 1 and 2) Peripheral side (see Note 1)	–2 V to 7 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0) Continuous output current, I _O : Except PERI LOGIC OUT	
PERI LOGIC OUT Continuous current through each V _{CC} or GND	
Output high sink current, I_{SK} (V _O = 5.5 V and V _{CC} CABLE = 3 V)	65 mA
Package thermal impedance, θ_{JA} (see Note 3)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is greater than -0.5 V.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V _{CC} CABLE	Supply voltage for the cable side, V _{CC} CABLE \ge V _{CC}		3	5.5	V	
VCC	Supply voltage		3	3.6	V	
		A, B, DIR, and HD	2			
\/		C14–C17	2.3		v	
VIH	High-level input voltage	HOST LOGIC IN	2.6			
		PERI LOGIC IN	2			
		A, B, DIR, and HD		0.8		
M.	Low-level input voltage	C14–C17		0.8	V	
VIL		HOST LOGIC IN		1.6		
		PERI LOGIC IN		0.8		
	Input voltage	Peripheral side	0	VCC		
VI		Cable side	0	5.5	V	
VO	Open-drain output voltage	HD low	0	5.5	V	
		HD high, B and Y outputs		-14		
ЮН	High-level output current	A outputs and HOST LOGIC OUT	-4		mA	
		PERI LOGIC OUT		-0.5		
I _{OL}		B and Y outputs	14			
	Low-level output current	A outputs and HOST LOGIC OUT		4	mA	
		PERI LOGIC OUT		84		
T _A	Operating free-air temperature		0	70	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVCZ161284A **19-BIT IEEE 1284 TRANSLATION TRANSCEIVER** WITH ERROR-FREE POWER UP SCES358B – SEPTEMBER 2001 – REVISED SEPTEMBER 2002

. .

...

4 -----

	E = 5 V (unless otherwise						
	PARAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT
ΔV_t	All inputs except the C inputs and HOST LOGIC IN			0.4			
Hysteresis (V _{T+} – V _T _)	HOST LOGIC IN		3.3 V	0.2			V
(*1+ *1-)	C inputs		1 [0.8			
	UD high D and V outputs	1. 14 mA	3 V	2.23			
	HD high, B and Y outputs	I _{OH} = -14 mA	3.3 V‡	2.4			
M	HD high, A outputs, and	I _{OH} = -4 mA	2.14	2.4			
VOH	HOST LOGIC OUT	I _{OH} = -50 μA	3 V	2.8			V
			3.15 V	3.1			
	PERI LOGIC OUT	I _{OH} = -0.5 mA	3.3 V‡	4.5			
	B and Y outputs	I _{OL} = 14 mA				0.77	V
\/		I _{OL} = 50 μA	214			0.2	
VOL	A outputs and HOST LOGIC OUT	I _{OL} = 4 mA	3∨			04	
	PERI LOGIC OUT	I _{OL} = 84 mA				0.9	
	C inputs	V _I = V _{CC}				50	μA
lj –		V _I = GND (pullup resistors)	3.6 V [§]			-3.5	mA
	All inputs except the B or C inputs	$V_{I} = V_{CC}$ or GND	3.6 V			±1	μA
	A1–A8	$V_{O} = V_{CC}$ or GND	3.6 V			±20	μA
		V _O = V _{CC} CABLE	3.6 V			50	μA
loz	B outputs	V _O = GND (pullup resistors)	3.6 V§			-3.5	mA
	Open-drain Y outputs	V _O = GND (pullup resistors)	3.6 V§			-3.5	mA
1	B and Y outputs	V _O = 5.5 V	.			350	μA
IOZPU		V _O = GND	0 to 1.5 V¶			-5	mA
		V _O = 5.5 V				350	μA
IOZPD	B and Y outputs	V _O = GND	0 to 1.5 V [¶]			-5	mA
	Power-down input leakage, except A1–A8 or B1–B8 inputs	$V_{I} \text{ or } V_{O} = 0 \text{ to } 3.6 \text{ V}$	- 5			100	
loff	Power-down output leakage, B1–B8 and Y9–Y13 outputs	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0§			100	μA
	-		3.6 V‡			45	
ICC		$V_{I} = GND (12 \times pullup)$	3.6 V			70	mA
		$V_{I} = V_{CC},$ $I_{O} = 0$	3.6 V			0.8	
Ci	All inputs	$V_{I} = V_{CC}$ or GND	3.3 V		3		pF
C _{io}	I/O ports	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF
ZO	Cable side	I _{OH} = -35 mA	3.3 V		45		Ω
R pullup	Cable side	$V_{O} = 0 V$ (in high-impedance state)	3.3 V	1.15		1.65	kΩ

Typical values are measured at $V_{CC} = 3.3 \text{ V}$, $V_{CC} \text{ CABLE} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$. $V_{CC} \text{ CABLE} = 4.7 \text{ V}$ $V_{CC} \text{ CABLE} = 3.6 \text{ V}$ $T \text{ Connect the } V_{CC} \text{ pin and the } V_{CC} \text{ CABLE pin.}$

1 - - 1 - - - 1



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 and 3)

PARAMETER		FROM (INPUT)	TO (OUTPUT) MIN T		түр† мах	UNIT
^t PLH	Totom polo	A1–A8	B1–B8	1	22	
^t PHL	Totem pole	A1-A6	D1-D0	1	22	ns
^t PLH	Totem pole	Totem pole A9–A13 Y9–Y13	Y9–Y13	1	20	ns
^t PHL	loteni pole	A9-A13	19-113	1	20	115
^t PLH	Totem pole	B1–B8	A1–A8	1	10	ns
^t PHL	loteni pole	B1-B0	AT-AO	1	10	115
^t PLH	Totem pole	C14–C17	A14-A17	1	11	ns
^t PHL	loteni pole	014-017	A14-A17	1	11	115
^t PLH	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	1	13	ns
^t PHL	loteni pole	Totem pole PERI LOGIC IN PERI LOGIC OUT		1	13	115
^t PLH	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	1	13	ns
^t PHL	loteni pole			1	13	115
^t slew	Totem pole	B1–B8 and Y9	-Y13 outputs	0.05	0.4	V/ns
^t PZH		HD	B1–B8, Y9–Y13, and	1	20	ns
^t PHZ		HD	PERI LOGIC OUT	1	15	115
^t en ^t dis		DIR	A1–A8	1	15	ns
^t PHZ		DUD	D4 D0	1	15	
^t PLZ		DIR	B1–B8	1	15	ns
t _r , t _f	Open drain	A1–A13	B1-B8 or Y9-Y13	1	120	ns
^t sk(o) [‡]		A1–A8 or B1–B8	B1-B8 or A1-A8	1	2.5 10	ns

[†] Typical values are measured at V_{CC} = 3.3 V, V_{CC} CABLE = 5 V, and T_A = 25°C. [‡] Skew is measured at 1/2 (V_{OH} + V_{OL}) for signals switching in the same direction.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER			TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0,	f = 10 MHz	45	pF


V _{CC} = 3.3 V V _{CC} CABLE = 5 V T _A = 25°C TYP = 80 ns	V _{CC} and V _{CC} CABLE		
	A _n (one of A9–A13)	50% V _{CC}	
		•	▶ Initial Activation Time
	Y9–Y13, Other Than Y _n		50% V _{CC} CABLE

One of pins A9–A13 Is Switched as Shown Above, and Other Four Inputs Are Forced at Low State.

Figure 1. Error-Free Circuit Timing



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002



PARAMETER MEASUREMENT INFORMATION

A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN)

- NOTES: A. C_L includes probe and jig capacitance.
 - B. When V_{CC} CABLE is 3.3 V \pm 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When V_{CC} CABLE is 5 V ± 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} CABLE and 50% V_{CC} CABLE for the falling edge.


$$t_{slew}$$
 fall = $V_{CC} \left(\frac{95\% - 50\%}{t_{f1}} \right)$ t_{slew} rise = $\left(\frac{1.9 \text{ V} - 0.4 \text{ V}}{t_{r1}} \right)$

- C. Input rise (t_r) and fall (t_f) times are 3 ns. Rise and fall times (open drain) are <120 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuits and Voltage Waveforms



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002



NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

- B. Input rise and fall times are 3 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. Input rise and fall times are 3 ns. Pulse duration is 150 ns < t_W < 10 $\mu s.$
 - E. The outputs are measured one at a time with one transition per measurement.
 - F. tpLz and tpHz are the same as tdis.
 - G. t_{PZL} and t_{PZH} are the same as t_{en} .
 - H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated