查询SN74LVCZ16244A供应商

邦,专业PCB打样工厂,24小时**会和社会**VCZ16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES277B – JUNE 1999 – REVISED MARCH 2000

● Member of the Texas Instruments Widebus™ Family	DGG OR DL PACKAGE (TOP VIEW)
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	$1\overline{OE} \begin{bmatrix} 1 & 48 \end{bmatrix} 2\overline{OE} \\ 1Y1 \begin{bmatrix} 2 & 47 \end{bmatrix} 1A1$
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y2 [3 46] 1A2 GND [4 45] GND
 Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y3 5 44 1A3 1Y4 6 43 1A4
 I_{off} and Power-Up 3-State Support Hot Insertion 	V _{CC} [7 42] V _{CC} 2Y1 [8 41] 2A1
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC}) 	2Y2 [9 40] 2A2 GND [10 39] GND 2Y3 [11 38] 2A3
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II	2Y4 [12 37] 2A4 3Y1 [13 36] 3A1 3Y2 [14 35] 3A2
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101) 	GND [15 34] GND 3Y3 [16 33] 3A3 3Y4 [17 32] 3A4
 Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	V _{CC} [18 31] V _{CC} 4Y1 [19 30] 4A1 4Y2 [20 29] 4A2 GND [21 28] GND
description	4Y3 22 27 4A3 4Y4 23 26 4A4
This 16-bit buffer/driver is designed for 3-V to 3.6-V V _{CC} operation.	

The SN74LVCZ16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using loff and power-up 3-state. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN74LVCZ16244A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments.



SN74LVCZ16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES277B – JUNE 1999 – REVISED MARCH 2000

FUNCTION TABLE

INP	uch 4-bit UTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

logic symbol[†]

	4	1				l	
1 <mark>0E</mark>	1		EN1				
2 <mark>0E</mark>	48		EN2				
3 <mark>0E</mark>	25		EN3				
	24						
40E			EN4				
	47					2	
1A1	46			1	1 ▽	3	1Y1
1A2	44					5	1Y2
1A3	43					6	1Y3
1 A 4	41					8	1Y4
2A1	40			1	2 ▽	9	2Y1
2A2	38					11	2Y2
2A3	37					12	2Y3
2A4							2Y4
3A1	36			1	3 ▽	13	3Y1
3A2	35					14	3Y2
3A3	33					16	3Y3
3A4	32					17	3Y4
	30			4		19	
4A1	29			1	4 ▽	20	4Y1
4A2	27					22	4Y2
4A3	26					23	4Y3
4A4							4Y4


[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74LVCZ16244A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES277B - JUNE 1999 - REVISED MARCH 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
(see Note 1)
Voltage range applied to any output in the high or low state, Vo
(see Notes 1 and 2)0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Continuous output current, I _O
Continuous current through each V _{CC} or GND
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg}

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	5.5	V
\/_	Output voltage	High or low state	0	VCC	V
VO		3-state	0	5.5	v
ЮН	High-level output current	V _{CC} = 3 V		-24	mA
IOL	Low-level output current	V _{CC} = 3 V		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		150		μs/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PARAMETER	TEST C	ONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
	I _{OH} = -100 μA		3 V to 3.6 V	V _{CC} -0.2			
VOH	I _{OH} = -12 mA		3 V	2.4			V
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		3 V to 3.6 V			0.2	
VOL	I _{OL} = 12 mA		3 V			0.4	V
	I _{OL} = 24 mA		3 V			0.55	
lı	VI = 0 to 5.5 V		3.6 V			±5	μA
l _{off}	V _I or V _O = 5.5 V		0			±5	μA
IOZ	$V_{O} = 0$ to 5.5 V		3.6 V			±5	μΑ
IOZPU	$V_{O} = 0.5$ to 2.5 V,	OE = don't care	0 to 1.5 V			±5	μA
IOZPD	V _O = 0.5 to 2.5 V,	OE = don't care	1.5 V to 0			±5	μA
1	VI = V _{CC} or GND		2.6.1/			100	A
Icc	$3.6 V \le V_I \le 5.5 V^{\ddagger}$	IO = 0	3.6 V			100	μA
Δlcc	One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			100	μA
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		4.5		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)		TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(001F01)	MIN	MAX		
tpd	A or B	B or A	1.1	4.1	ns
t _{en}	OE	A or B	1	4.6	ns
^t dis	OE	A or B	1.8	5.8	ns




SN74LVCZ16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES277B – JUNE 1999 – REVISED MARCH 2000

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	ТҮР	UNIT
Cpd		Outputs enabled	f _ 10 MH7	32	ъĘ
C _{pd} Power dissipation capacitance per buffer/driver	Outputs disabled	f = 10 MHz	5.5	p⊦	



SN74LVCZ16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES277B – JUNE 1999 – REVISED MARCH 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated