SLLS399A - NOVEMBER 1999 - REVISED MARCH 2000

DBT PACKAGE

- One Line Receiver and Eight Line Drivers
 Configured as an 8-Port LVDS Repeater
- Line Receiver and Line Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Designed for Signaling Rates up to 622 Mbps
- Enabling Logic Allows Individual Control of Each Driver Output, Plus all Outputs
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100Ω Load
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Termination Networks
- Propagation Delay Times < 4.7 ns
- Output Skew Less Than 300 ps and Part-to-Part Skew Less Than 1.5 ns
- Total Power Dissipation at 200 MHz Typically Less Than 330 mW With 8 Channels Enabled
- Driver Outputs or Receiver Input Equals High Impedance When Disabled or With V_{CC} < 1.5 V
- Bus-Pin ESD Protection Exceeds 12 kV
- Packaged in Thin Shrink Small-Outline Package With 20-mil Terminal Pitch

(TOP VIEW) GND [NANC 38 ΠAΥ V_{CC} 2 37 GND [] 3 ΠAΖ 36 NC ∏ 4 BY 35 ENM 15 ΠBZ 34 ENA [ΠCY 6 33 ENB **∏** 7 ПCZ 32 ENC 18 DY 31 END [] 9 ΠDZ 30 A **∏** 10 29 ΠEΥ B **∏** 11 [] EZ 28 ENE **1**2 ΠFΥ 27 ENF **1** 13 26 ∏ FZ ENG ∏ 14 ∏GY 25 ENH **1**5 ΠGZ 24 NC **1** 16 **N**HY 23 GND **1** 17 ∏HZ 22 NC V_{CC} 18 21 GND **1** 19 NC 20

description

The SN65LVDS108 is configured as one differential line receiver connected to eight differential line drivers. Individual output enables are provided for each output and an additional enable is provided for all outputs.

The line receivers and line drivers implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644, is a data signaling technique that offers low power, low noise emission, high noise immunity, and high switching speeds. It can be used to transmit data at speeds up to at least 622 Mbps and over relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device, and the LVDS signaling technique, is for point-to-point or point-to-multipoint (distributed simplex) baseband data transmission on controlled impedance media of approximately $100~\Omega$. The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same silicon substrate, along with the low pulse skew of balanced signaling, provides extremely precise timing alignment of the signals being repeated from the inputs. This is particularly advantageous for implementing system clock or data distribution trees.


The SN65LVDS108 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



selection guide to LVDS splitter

The SN65LVDS108 is one member of a family of LVDS splitters and repeaters. A brief overview of the family is provided in the following table.

LVDS SPLITTER AND REPEATER FAMILY

DEVICE	NUMBER OF INPUTS	NUMBER OF OUTPUTS	PACKAGE	COMMENTS
SN65LVDS104	1 LVDS	4 LVDS	16-pin D	4-Port LVDS Repeater
SN65LVDS105	1 LVTTL	4 LVDS	16-pin D	4-Port TTL-to-LVDS Repeater
SN65LVDS108	1 LVDS	8 LVDS	38-pin DBT	8-Port LVDS Repeater
SN65LVDS109	2 LVDS	8 LVDS	38-pin DBT	Dual 4-Port LVDS Repeater
SN65LVDS116	1 LVDS	16 LVDS	64-pin DGG	16-Port LVDS Repeater
SN65LVDS117	2 LVDS	16 LVDS	64-pin DGG	Dual 8-Port LVDS Repeater




FUNCTION TABLE

INPUTS				OUTPUTS		
$V_{ID} = V_A - V_B$	ENM	ENx	xΥ	χZ		
X	L	Х	Z	Z		
X	Х	L	Z	Z		
V _{ID} ≥ 100 mV	Н	Н	Н	L		
-100 mV < V _{ID} < 100 mV	Н	Н	?	?		
V _{ID} ≤–100 mV	Н	Н	L	Н		

H = high level, L = low level, Z = high impedance, X = don't care, ? = indeterminate

equivalent input and output schematic diagrams



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 4 V
Input voltage range, Enable inputs	–0.5 V to 6 V
A, B, Y or Z	–0.5 V to 4 V
Electrostatic discharge, Y, Z, and GND (see Note 2)	Class 3, A:12 kV, B: 500 V
All pins	Class 3, A: 4 kV, B: 400 V
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	
Lead temperature 1.6 mm (1/16 inch) from case for 10 second	s 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR‡ ABOVE TA = 25°C	T _A = 85°C POWER RATING
DBT	1277 mW	10.2 mW/°C	644 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) with no air flow.



NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

^{2.} Tested in accordance with MIL-STD-883C Method 3015.7.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, V _{IL}			0.8	V
Magnitude of differential input voltage, V _{ID}	0.1		3.6	V
Common-mode input voltage, V _{IC}	$\frac{\left V_{ID}\right }{2}$		$2.4 - \frac{ V_{ID} }{2}$	V
			V _{CC} – 0.8	V
Operating free-air temperature, T _A	-40		85	°C

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
V _{ITH+}	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	mV	
V _{ITH} _	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			IIIV	
IV _{OD} I	Differential output voltage magnitude	B: 100 0 V:= 1100 mV	247	340	454		
ΔIV _{OD} I	Change in differential output voltage magnitude between logic states	R _L = 100 Ω , V _{ID} = ±100 mV, See Figure 1 and Figure 2	-50		50	mV	
V _{OC} (SS)	Steady-state common-mode output voltage		1.125		1.375	V	
ΔV _{OC} (SS)	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV	
VOC(PP)	Peak-to-peak common-mode output voltage			50	150		
1	Supply current	Enabled, $R_L = 100 \Omega$		62	85	m A	
lcc		Disabled		8	12	mA	
1.	Input current (A or B inputs)	V _I = 0 V	-2		-20	μΑ	
11		V _I = 2.4 V	-1.2				
I _I (OFF)	Power-off input current (A or B inputs)	$V_{CC} = 1.5 \text{ V}, \qquad V_{I} = 2.4 \text{ V}$			20	μΑ	
lιΗ	High-level input current (enables)	V _{IH} = 2 V			±20	μΑ	
I _{IL}	Low-level input current (enables)	V _{IL} = 0.8 V			±10	μΑ	
loo	Short circuit output current	V_{OY} or $V_{OZ} = 0$ V			±24	mA	
IOS Short-circuit output current		V _{OD} = 0 V			±12	IIIA	
loz	High-impedance output current	$V_O = 0 \text{ V or } V_{CC}$			±1	μΑ	
IO(OFF)	Power-off output current	$V_{CC} = 1.5 \text{ V}, \qquad V_{O} = 3.6 \text{ V}$			±1	μΑ	
C _{IN}	Input capacitance (A or B inputs)	$V_{I} = 0.4 \sin (4E6\pi t) + 0.5 V$		5			
CO	Output capacitance (Y or Z outputs)	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$, Disabled		9.4		pF	

[†] All typical values are at 25°C and with a 3.3 V supply.



switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		1.6	2.8	4.5	no
tPHL	Propagation delay time, high-to-low-level output		1.6	2.8	4.5	ns
t _r	Differential output signal rise time	R_L = 100 Ω ,	0.3	0.8	1.2	
t _f	Differential output signal fall time	$C_{L} = 10 \text{ pF},$	0.3	0.8	1.2	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH) [‡]	See Figure 4		150	500	no
t _{sk(o)}	Output skew§]			300	ps
t _{sk(pp)}	Part-to-part skew [#]				1.5	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			5.7	15	
tPZL	Propagation delay time, high-impedance-to-low-level output	See Figure 5		7.7	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See rigule 5		3.2	15	
tPLZ	Propagation delay time, low-level-to-high-impedance output]		3.2	15	ns

[†] All typical values are at 25°C and with a 3.3 V supply.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

 $[\]sharp_{tsk(p)}$ is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device. $\S_{tsk(o)}$ is the magnitude of the time difference between the t_{PLH} or t_{PHL} measured at any two outputs.

[#] t_{Sk(pp)} is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE		
VIA	V _{IB}	V _{ID}	VIC		
1.25 V	1.15 V	100 mV	1.2 V		
1.15 V	1.25 V	-100 mV	1.2 V		
2.4 V	2.3 V	100 mV	2.35 V		
2.3 V	2.4 V	-100 mV	2.35 V		
0.1 V	0 V	100 mV	0.05 V		
0 V	0.1 V	-100 mV	0.05 V		
1.5 V	0.9 V	600 mV	1.2 V		
0.9 V	1.5 V	-600 mV	1.2 V		
2.4 V	1.8 V	600 mV	2.1 V		
1.8 V	2.4 V	-600 mV	2.1 V		
0.6 V	0 V	600 mV	0.3 V		
0 V	0.6 V	-600 mV	0.3 V		





Figure 2. VOD Test Circuit




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or t_f ≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500±10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a −3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ± 0.2 ns . C_1 includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns . C_I includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions

TYPICAL CHARACTERISTICS



HIGH-TO-LOW PROPAGATION DELAY TIME




Figure 8



TYPICAL CHARACTERISTICS




Figure 9. Typical Differential Eye Pattern at 400 Mbps

The SN65LVDS108 device solves several problems common to the distribution of timing critical clock and data signals. These problems include:

- Excessive skew between the signal paths
- Noise pickup over long signaling paths
- High power consumption
- Control of which signal paths are enabled or disabled
- Elimination of radiation from unterminated lines

Buffering and splitting the signal on the same silicon die minimizes corruption of the timing relation between the copies of the signal. Buffering and splitting the signal in separate devices will introduce considerably higher levels of uncontrolled timing skew between the signals. Higher speed operation and more timing tolerance for other components of the system is enabled by the tighter system timing budgets provided by the single die implementations of the SN65LVDS108.

The use of LVDS signaling technology for both the inputs and the outputs provides superior common-mode and noise tolerance compared to single-ended I/O technologies. This is particularly important because the signals that are being distributed must be transmitted over longer distances, and at higher rates, than can be accommodated with single-ended I/Os. In addition, LVDS consumes considerably less power than other high-performance differential signaling schemes.

The enable inputs provided for each output may be used to turn on or off any of the paths. This function is required to prevent radiation of signals from the unterminated signal lines on open connectors when boards or devices are being swapped in the end equipment. The individual channel enables are also required if redundant paths are being utilized for reliability reasons.

The following diagram shows how an input signal is being identically repeated out two of the available outputs. A third output is shown in the disabled state.




Figure 10. LVDS Repeating Splitter Application Example Showing Individual Path Control



A LVDS receiver can be used to receive various other types of logic signals. Figure 12 through Figure 20 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.




Figure 11. Stub-Series Terminated (SSTL) or High-Speed Transceiver Logic (HSTL)




Figure 12. Center-Tap Termination (CTT)




Figure 13. Gunning Transceiver Logic (GTL)




Figure 14. Backplane Transceiver Logic (BTL)




Figure 15. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 16. Positive Emitter-Coupled Logic (PECL)




Figure 17. 3.3-V CMOS




Figure 18. 5-V CMOS





Figure 19. TTL

MECHANICAL DATA

DBT (R-PDSO-G**)

30 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com