



# SN65LVDT14, SN65LVDT41

SLLS530 - APRIL 2002

# MEMORY STICK™ INTERCONNECT EXTENDER CHIPSET WITH LVDS SN65LVDT14—ONE DRIVER PLUS FOUR RECEIVERS SN65LVDT41—FOUR DRIVERS PLUS ONE RECEIVER

#### **FEATURES**

- Integrated 110-Ω Nominal Receiver Line Termination Resistor
- Operates From a Single 3.3-V Supply
- Greater Than 125 Mbps Data Rate
- Flow-Through Pin-Out
- LVTTL Compatible Logic I/Os
- ESD Protection On Bus Pins Exceeds 16 kV
- Meets or Exceeds the Requirements of ANSI/TIA/EIA-644A Standard for LVDS
- 20-Pin PW Thin Shrink Small-Outline Package With 26-Mil Terminal Pitch


## **APPLICATIONS**

- Memory Stick Interface Extensions With Long Interconnects Between Host and Memory Stick™
- Serial Peripheral Interface<sup>™</sup> (SPI) Interface Extension to Allow Long Interconnects Between Master and Slave
- MultiMediaCard<sup>™</sup> Interface in SPI Mode
- General-Purpose Asymmetric Bidirectional Communication

#### DESCRIPTION


The SN65LVDT14 combines one LVDS line driver with four terminated LVDS line receivers in one package. It is designed to be used at the Memory Stick™ end of an LVDS based Memory Stick™ interface extension.

# SN65LVDT41 LOGIC DIAGRAM (POSITIVE LOGIC)



The SN65LVDT41 combines four LVDS line drivers with a single terminated LVDS line receiver in one package. It is designed to be used at the host end of an LVDS based Memory Stick™ interface extension.

# SN65LVDT14 LOGIC DIAGRAM (POSITIVE LOGIC)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Memory Stick is a trademark of Sony.

Serial Peripheral Interface and SPI are trademarks of Motorola. MultiMediaCard is a trademark of the MultiMediaCard Association.



### TYPICAL MEMORY STICK INTERFACE EXTENSION





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			SN65LVDT14, SN65LVDT41	UNIT
Supply voltage range(2)	VCC		-0.5 to 4	V
	D or R		-0.5 to 6	V
Input voltage range	A, B, Y, or Z		-0.5 to 4	V
	Human body model <sup>(3)</sup> , A, B, Y, Z, and GND		±16	ΚV
Electrostatic discharge	Human body model <sup>(3)</sup> , all pins		±8	KV
	Charged device model <sup>(4)</sup> , all pins		±500	V
Continuous total power di	ssipation		See Dissipation Ra	ating Table
Storage temperature rang	ne e		-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260			°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### PACKAGE DISSIPATION RATINGS

PACKAGE	T <sub>A</sub> <25°C POWER RATING	OPERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
PW	774 mW	6.2 mW/°C	402 mW

#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Magnitude of differential input voltage, V <sub>ID</sub>	0.1		0.6	V
Common-mode input voltage, V <sub>IC</sub> (See Figure 1)	$\frac{ V_{\text{ID}} }{2}$		$2.4 - \frac{ V_{1D} }{2}$	V
			V <sub>CC</sub> - 0.8	V
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

<sup>(2)</sup> All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114–A.

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.



# COMMON-MODE INPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE




Figure 1.  $V_{IC}$  vs  $V_{ID}$  and  $V_{CC}$ 

# RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
VITH+	Positive-going differential input voltage threshold	See Figure 2 and Table 1			100	mV
V <sub>ITH</sub> _	Negative-going differential input voltage threshold	See Figure 2 and Table 1	-100			IIIV
VOH	High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
lį	Input current (A or B inputs)	V <sub>I</sub> = 0 V and V <sub>I</sub> = 2.4 V, other input open			±40	μА
I <sub>I</sub> (OFF)	Power-off input current (A or B inputs)	$V_{CC} = 0 \text{ V},  V_{I} = 2.4 \text{ V}$			±40	μΑ
Ci	Input capacitance, A or B input to GND	$V_I = A \sin 2\pi ft + CV$		5		pF
Z <sub>t</sub>	Terminationimpedance	V <sub>ID</sub> = 0.4 sin2.5E09 t V	88		132	Ω

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

# **DRIVER ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	D. 400 O	247	340	454	
ΔIV <sub>OD</sub> I	Change in differential output voltage magnitude between logic states	R <sub>L</sub> = 100 Ω, See Figure 3 and Figure 5	-50		50	mV
Voc(ss)	Steady-state common-mode output voltage		1.125		1.375	V
ΔV <sub>OC</sub> (SS)	Change in steady-state common-mode output voltage between logic states	See Figure 6	-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage			50	150	mV
lн	High-level input current	V <sub>IH</sub> = 2 V			20	μΑ
IIL	Low-level input current	V <sub>IL</sub> = 0.8 V			10	μΑ
la a	Chart size if a that to a proof	VOY or $VOZ = 0$ V			±24	A
los	Short-circuit output current	V <sub>OD</sub> = 0 V			±12	mA
IO(OFF)	Power-off output current	$V_{CC} = 1.5 \text{ V},  V_{O} = 2.4 \text{ V}$			±1	μΑ

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.



# **DEVICE ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

PARAMETER		ł	TEST CONDITIONS	MIN TYP(1)	MAX	UNIT
loo	Cupply ourrant	SN65LVDT14	Driver $R_L = 100 \Omega$ , Driver $V_I = 0.8 \text{ V or } 2 \text{ V}$ ,		25	mA
ICC	Supply current	SN65LVDT41	Receiver $V_I = \pm 0.4 V$		35	IIIA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

#### RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		1	2.6	3.8	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1	2.6	3.8	ns
t <sub>r</sub>	Output signal rise time		0.15		1.2	ns
tf	Output signal fall time	C <sub>L</sub> = 10 pF, See Figure 4	0.15		1.2	ns
tsk(p)	Pulse skew ( tpHL - tpLH )			150	600	ps
tsk(o)	Output skew(1)			100	400	ps
tsk(pp)	Part-to-part skew <sup>(2)</sup>				1	ns

<sup>(1)</sup> t<sub>Sk(O)</sub> is the magnitude of the time difference between the t<sub>pLH</sub> or t<sub>pHL</sub> of all the receivers of a single device with all of their inputs connected together.

#### **DRIVER SWITCHING CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		0.9	1.7	2.9	
tPHL	Propagation delay time, high-to-low-level output	D 400 0 0 40 F	0.9	1.6	2.9	
t <sub>r</sub>	Differential output signal rise time	$R_L = 100 \Omega$ , $C_L = 10 pF$ , See Figure 7	0.26		1	ns
tf	Differential output signal fall time	]	0.26		1	
tsk(p)	Pulse skew ( tpHL - tpLH )			150	500	ps
tsk(o)	Output skew(1)	$R_L$ = 100 Ω, $C_L$ = 10 pF,		80	150	ps
tsk(pp)	Part-to-part skew(2)	See Figure 7			1.5	ns

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(1)</sup>  $t_{sk(p)}$  is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output. (2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# PARAMETER MEASUREMENT INFORMATION




Figure 2. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED	VOLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
VIA	VIB	V <sub>ID</sub>	V <sub>IC</sub>
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0.0 V	100 mV	0.05 V
0.0 V	0.1 V	-100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	−600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0.0 V	600 mV	0.3 V
0.0 V	0.6 V	-600 mV	0.3 V





Figure 3. Driver Voltage and Current Definitions



# PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 1 Mpps, pulse width =  $0.5 \pm 0.05 \,\mu s$ . C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 4. Receiver Timing Test Circuit and Waveforms



#### PARAMETER MEASUREMENT INFORMATION






Figure 5. Driver VDO Test Circuit



NOTE A: All input pulses are supplied by a generator having the following characteristics: t<sub>f</sub> or t<sub>f</sub> ≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth=500±10 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mmofthe D.U.T. The measurement of V<sub>OC(PP)</sub> is made on test equipment with a −3 dB bandwidth of at least 1 GHz.

Figure 6. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




NOTES:A. All input pulses are supplied by a generator having the following characteristics:  $t_{\Gamma}$  or  $t_{\Gamma} \le 1$  ns, pulse repetition rate (PRR) = 1 Mpps, pulse width =  $0.5 \pm 0.05 \,\mu s$ .  $C_{\Gamma}$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 7. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



#### SN65LVDT41 (Marked as LVDT41)



#### SN65LVDT14 (Marked as LVDT14)



#### **Function Tables**

#### **RECEIVER**

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
V <sub>ID</sub> ≥ 100 mV	Н
-100 mV < V <sub>ID</sub> < 100 mV	?
V <sub>ID</sub> ≤ −100 mV	L
Open	н

H = high level, L = low level, ? = indeterminate


#### DRIVER

INPUT	OUTPUTS		
D	Y	Z	
Н	н	L	
L	L	н	
Open	L	Н	


H = high level, L = low level



# RECEIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




# DRIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS






### TYPICAL CHARACTERISTICS


#### **RECEIVER**




# LOW-TO-HIGH PROPAGATION DELAY TIME



#### Figure 10




# HIGH-TO-LOW PROPAGATION DELAY TIME





### **TYPICAL CHARACTERISTICS**

# **DRIVER**






Figure 13



#### APPLICATION INFORMATION

# EXTENDING THE MEMORY STICK INTERFACE USING LVDS SIGNALING OVER DIFFERENTIAL TRANSMISSION CABLES




Figure 14. System Level Block Diagram

The Memory Stick signaling interface operates in a master-slave architecture, with three active signal lines. The host (master) supplies a clock (SCLK) and bus-state (BS) signal to control the operation of the system. The SCLK and BS signals are unidirectional (simplex) from the host to the Memory Stick. The serial data input-output (SDIO) signal is a bidirectional (half-duplex) signal used to communicate both control and data information between the host and the Memory Stick. The direction of data control is managed by the host through a combination of BS line states and control information delivered to the Memory Stick.

The basic Memory Stick interface is capable of operating only over short distances due to the single-ended nature of the digital I/O signals. Such a configuration is entirely suitable for compact and portable devices where there is little if any separation between the host and the Memory Stick. In applications where a greater distance is needed between the host controller and the Memory Stick, it is necessary to utilize a different signaling method such as low voltage differential signaling, or LVDS. LVDS, as

specified by the TIA/EIA-644-A standard, provides several benefits when compared to alternative long-distance signaling technologies: low radiated emissions, high noise immunity, low power consumption, inexpensive interconnect cables.

This device pair provides the necessary LVDS drivers and receivers specifically targeted at implementing a Memory Stick interconnect extension. It utilizes simplex links for the SCLK and BS signals, and two simplex links for the SDIO data. The half-duplex SDIO data is split into two simplex streams under control of the host processor by means of the direction (DIR) signal. The DIR signal is also carried from the host to the Memory Stick on a simplex LVDS link.

The switching of the SDIO signal flow direction in the single-ended interfaces is managed by electronic switch devices, identified by the CBT symbol in Figure 14. A suggested CBT device for this application is the SN74CBTLV1G125 from Texas Instruments Incorporated. These devices are available in space saving SOT-23 or SC-70 packages.




### **MECHANICAL DATA**

# PW (R-PDSO-G\*\*)

# 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

# Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com