

#### AIRCHI SEMICONDUCTOR

# 74VHC02 **Quad 2-Input NOR Gate**

#### **General Description**

The VHC02 is an advanced high-speed CMOS 2-Input NOR Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

# November 1992

#### Revised February 2005

4VHC02 Quad 2-Input NOR Gate

#### **Features**

- High Speed: t<sub>PD</sub> = 3.6 ns (typ) at V<sub>CC</sub> = 5V
- Low power dissipation: I<sub>CC</sub> = 2 µA (max) at T<sub>A</sub> = 25°C
- $\blacksquare$  High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Power down protection is provided on all inputs
- Low noise: V<sub>OLP</sub> = 0.8V (max)
- Pin and function compatible with 74HC02

## **Ordering Code:**


Order Number	Package Number	Package Description
74VHC02M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC02MX_NL (Note 1)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC02SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC02MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC02MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC02N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Pb-Free package per JEDEC J-STD-020B.


Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Description

### Logic Symbol



#### **Connection Diagram**



#### **Truth Table**

Α	В	ō
L	L	Н
L	Н	L
Н	L	L
Н	Н	L





Inputs

Outputs

Pin Names

A<sub>n</sub>, B<sub>n</sub>

## Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

# Recommended Operating Conditions (Note 3)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>OPR</sub> )	-40°C to +85°C
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V
Note 2: Absolute Maximum Patings are us	luce howard which the device

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	Vcc	T <sub>A</sub> = 25°C			$\boldsymbol{T}_{\boldsymbol{A}}=-40^{\circ}\boldsymbol{C} \text{ to }+85^{\circ}\boldsymbol{C}$		Units	Conditions	
Gynnbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \\$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		I <sub>OH</sub> = -8 mA
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5\	or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μA	$V_{IN} = V_{CC}$	or GND

#### **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	<b>T</b> <sub>A</sub> =	25°C	Units	Conditions	
	Falameter		Тур	Limits		conditions	
V <sub>OLP</sub>	Quiet Output Maximum	5.0	0.3	0.8	V	C <sub>L</sub> = 50 pF	
(Note 4)	Dynamic V <sub>OL</sub>						
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-0.3	-0.8	V	C <sub>L</sub> = 50 pF	
(Note 4)	Dynamic V <sub>OL</sub>						
V <sub>IHD</sub>	Minimum HIGH Level	5.0		3.5	V	C <sub>L</sub> = 50 pF	
(Note 4)	Dynamic Input Voltage						
V <sub>ILD</sub>	Maximum LOW Level	5.0		1.5	V	C <sub>L</sub> = 50 pF	
(Note 4)	Dynamic Input Voltage						

Note 4: Parameter guaranteed by design.

## **AC Electrical Characteristics**

2
4
<u> </u>
T
Q
0
N

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
		(V)	Min	Тур	Max	Min	Max	Units	Conditions
t <sub>PHL</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		5.6	7.9	1.0	9.5	ns	C <sub>L</sub> = 15 pF
t <sub>PLH</sub>				8.1	11.4	1.0	13.0	115	$C_L = 50 \text{ pF}$
		$\textbf{5.0} \pm \textbf{0.5}$		3.6	5.5	1.0	6.5		C <sub>L</sub> = 15 pF
				5.1	7.5	1.0	8.5	ns	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
CPD	Power Dissipation			15				pF	(Note 5)
	Capacitance								

Note 5:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}/4$  (per gate).

