

SEMICONDUCTORTM

September 1995 Revised April 1999

74VHC112

Dual J-K Flip-Flops with Preset and Clear

General Description

The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. The LOW signal on PR or CLR prevents clocking and forces Q and \overline{Q} HIGH, respectively.

Simultaneous LOW signals on PR and CLR force both Q and $\overline{\mathbf{Q}}$ HIGH.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High speed: f_{MAX} = 200 MHz (typ) at V_{CC} = 5.0V
- Low power dissipation: $I_{CC} = 2 \mu A$ (max) at $T_A = 25^{\circ}C$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC112

Ordering Code:

Order Number	Package Number	Package Description
74VHC112M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74VHC112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC112MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC112N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs
CLK ₁ , CLK ₂	Clock Pulse Inputs (Active Falling Edge)
CLR ₁ , CLR ₂	Direct Clear Inputs (Active LOW)
PR ₁ , PR ₂	Direct Preset Inputs (Active LOW)
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs


Truth Table

	Ir	Outputs				
PR	CLR	СР	J	K	Q	Ø
L	Н	Х	Х	Х	Н	L
Н	L	Χ	Χ	Х	L	Н
L	L	Χ	Χ	Χ	Н	Н
Н	Н	\sim	h	h	\overline{Q}_0	Q_0
Н	Н	\sim	1	h	L	Н
Н	Н	\sim	h	1	Н	L
Н	Н	\sim	I	I	Q_0	\overline{Q}_0

H (h) = HIGH Voltage Level
L (l) = LOW Voltage Level
X = Immaterial
= HIGH-to-LOW Clock Transition
Q₀ (Q
0) = Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram

(One Half Shown)



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 2)

DC Output Current (I_{OLT}) ± 25 mA

DC V_{CC}/GND Current (I_{CC}) ± 50 mA

Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C

Storage Temperature (T_{STG}) Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Supply Voltage (V_{CC}) 2.0V to +5.5V Input Voltage (V_{IN}) 0V to +5.5V

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 3.3 V \pm 0.3 V$ 0 ~ 100 ns/V $V_{CC} = 5.0 V \pm 0.5 V$ 0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Vcc	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Зушьог		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			$0.3 V_{\rm CC}$		$0.3\mathrm{V}_{\mathrm{CC}}$	V		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		·		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I _{OL} = 4 mA
		4.5			0.36		0.44	l v		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$ or GND	

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Cyllibol		(V)	Min	Тур	Max	Min	Max	Ullits	Conditions
f _{MAX}	Maximum Clock	3.3 ± 0.3	110	150		100		MHz	C _L = 15 pF
	Frequency		90	120		80		IVII IZ	C _L = 50 pF
		5.0 ± 0.5	150	200		135		MHz	C _L = 15 pF
			120	185		110		IVITIZ	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		8.5	11.0	1.0	13.4	no	C _L = 15 pF
t _{PHL}	Time (CP to Q_n or \overline{Q}_n)			10.0	15.0	1.0	16.5	ns	C _L = 50 pF
		5.0 ± 0.5		5.1	7.3	1.0	8.8	ns	C _L = 15 pF
				6.3	10.5	1.0	12.0	115	C _L = 50 pF
t _{PLH}	Propagation Delay Time	3.3 ± 0.3		6.7	10.2	1.0	11.7		C _L = 15 pF
t _{PHL}	(PR or CLR to Q_n or \overline{Q}_n)			9.7	13.5	1.0	15.0	ns	C _L = 50 pF
		5.0 ± 0.5		4.6	6.7	1.0	8.0	ns	C _L = 15 pF
				6.4	9.5	1.0	11.0	113	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation			18				pF	(Note 3)
	Capacitance								


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{|N} + I_{CC}/4$ (per F/F), and the total C_{PD} when n pcs of the Flip-Flop operate can be calculated by the following equation: C_{PD} (total) = 30 + 14 • n


AC Operating Requirements

Symbol		V _{CC} (Note 4) (V)	T _A =	25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
	Parameter		Тур	Guara	anteed Minimum	Units	
t _W	Minimum Pulse Width	3.3		5.0	5.0	ns	
	(CP or CLR or PR)	5.0		5.0	5.0	115	
t _S	Minimum Setup Time	3.3		5.0	5.0	ns	
	(J _n or K _n to CP _n)	5.0		4.0	4.0		
t _H	Minimum Hold Time	3.3		1.0	1.0	ns	
	(J _n or K _n to CP _n)	5.0		1.0	1.0	IIS	
t _{REC}	Minimum Recovery Time	3.3		6.0	6.0	ns	
	(CLR or PR to CP)	5.0		5.0	5.0	115	

Note 4: V_{CC} is $3.3 \pm 0.3 V$ or $5.0 \pm 0.5 V$







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com