



# 74VHC174


## HEX D-TYPE FLIP FLOP WITH CLEAR

### PRELIMINARY DATA

- HIGH SPEED:  
 $f_{MAX} = 175 \text{ MHz (TYP.) at } V_{CC} = 5\text{V}$
- LOW POWER DISSIPATION:  
 $I_{CC} = 4 \mu\text{A (MAX.) at } T_A = 25 \text{ }^\circ\text{C}$
- HIGH NOISE IMMUNITY:  
 $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (MIN.)}$
- POWER DOWN PROTECTION ON INPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = I_{OL} = 8 \text{ mA (MIN)}$
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \cong t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC} \text{ (OPR)} = 2\text{V to } 5.5\text{V}$
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 174
- IMPROVED LATCH-UP IMMUNITY
- LOW NOISE:  $V_{OLP} = 0.8\text{V (Max.)}$

### DESCRIPTION

The 74VHC174 is an advanced high-speed CMOS HEX D-TYPE FLIP FLOP WITH CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. Information signals applied to D inputs are




transferred to the Q outputs on the positive going edge of the clock pulse.

When the  $\overline{\text{CLEAR}}$  input is held low, the Q outputs are held low independently of the other inputs.

Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

### PIN CONNECTION AND IEC LOGIC SYMBOLS



# 74VHC174

## INPUT EQUIVALENT CIRCUIT



## PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	$\overline{\text{CLEAR}}$	Asynchronous Master Reset (Active LOW)
2, 5, 7, 10, 12, 15	Q0 to Q5	Flip-Flop Outputs
3, 4, 6, 11, 13, 14	D0 to D5	Data Inputs
9	CLOCK	Clock Input (LOW-to-HIGH, Edge-Triggered)
8	GND	Ground (0V)
16	V <sub>CC</sub>	Positive Supply Voltage

## TRUTH TABLE

INPUTS			OUTPUTS	FUNCTION
$\overline{\text{CLEAR}}$	D	CLOCK	Q	
L	X	X	L	CLEAR
H	L		L	
H	H		H	NO CHANGE
H	X		Q <sub>n</sub>	

X: Don't Care

## LOGIC DIAGRAM



This logic diagram has not been used to estimate propagation delays

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0	V
V <sub>I</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	- 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Current	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2.0 to 5.5	V
V <sub>I</sub>	Input Voltage	0 to 5.5	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature	-40 to +85	°C
dt/dv	Input Rise and Fall Time (see note 1) (V <sub>CC</sub> = 3.3 ± 0.3V) (V <sub>CC</sub> = 5.0 ± 0.5V)	0 to 100 0 to 20	ns/V ns/V

1) V<sub>IN</sub> from 30% to 70% of V<sub>CC</sub>

## DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value					Unit
				T <sub>A</sub> = 25 °C			-40 to 85 °C		
				V <sub>CC</sub> (V)	Min.	Typ.	Max.	Min.	
V <sub>IH</sub>	High Level Input Voltage	2.0		1.5			1.5		V
		3.0 to 5.5		0.7V <sub>CC</sub>			0.7V <sub>CC</sub>		
V <sub>IL</sub>	Low Level Input Voltage	2.0				0.5		0.5	V
		3.0 to 5.5				0.3V <sub>CC</sub>		0.3V <sub>CC</sub>	
V <sub>OH</sub>	High Level Output Voltage	2.0	I <sub>O</sub> =-50 μA	1.9	2.0		1.9		V
		3.0	I <sub>O</sub> =-50 μA	2.9	3.0		2.9		
		4.5	I <sub>O</sub> =-50 μA	4.4	4.5		4.4		
		3.0	I <sub>O</sub> =-4 mA	2.58			2.48		
		4.5	I <sub>O</sub> =-8 mA	3.94			3.8		
V <sub>OL</sub>	Low Level Output Voltage	2.0	I <sub>O</sub> =50 μA		0.0	0.1		0.1	V
		3.0	I <sub>O</sub> =50 μA		0.0	0.1		0.1	
		4.5	I <sub>O</sub> =50 μA		0.0	0.1		0.1	
		3.0	I <sub>O</sub> =4 mA			0.36		0.44	
		4.5	I <sub>O</sub> =8 mA			0.36		0.44	
I <sub>I</sub>	Input Leakage Current	0 to 5.5	V <sub>I</sub> = 5.5V or GND			±0.1		±1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	5.5	V <sub>I</sub> = V <sub>CC</sub> or GND			4		40	μA

## 74VHC174

### AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3$ ns)

Symbol	Parameter	Test Condition		Value					Unit
		V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time CK to Q	3.3 <sup>(*)</sup>	15		7.2	11.0	1.0	13.0	ns
		3.3 <sup>(*)</sup>	50		9.7	14.5	1.0	16.5	
		5.0 <sup>(**)</sup>	15		4.9	7.2	1.0	8.5	
		5.0 <sup>(**)</sup>	50		6.4	9.2	1.0	10.5	
t <sub>PHL</sub>	Propagation Delay Time CLR to Q	3.3 <sup>(*)</sup>	15		7.4	11.4	1.0	13.5	ns
		3.3 <sup>(*)</sup>	50		9.9	14.9	1.0	17.0	
		5.0 <sup>(**)</sup>	15		5.1	7.6	1.0	9.0	
		5.0 <sup>(**)</sup>	50		6.6	9.6	1.0	11.0	
t <sub>w</sub>	CLR pulse Width LOW	3.3 <sup>(*)</sup>			5.0		5.0	ns	
		5.0 <sup>(**)</sup>			5.0		5.0		
t <sub>w</sub>	CK pulse Width HIGH r LOW	3.3 <sup>(*)</sup>			5.0		5.0	ns	
		5.0 <sup>(**)</sup>			5.0		5.0		
t <sub>s</sub>	Setup Time D to CK HIGH or LOW	3.3 <sup>(*)</sup>			5.0		6.0	ns	
		5.0 <sup>(**)</sup>			4.5		4.5		
t <sub>h</sub>	Hold Time D to CK HIGH or LOW	3.3 <sup>(*)</sup>			0.0		0.0	ns	
		5.0 <sup>(**)</sup>			0.5		0.5		
t <sub>REM</sub>	Removal Time CLR to CK	3.3 <sup>(*)</sup>			3.0		3.0	ns	
		5.0 <sup>(**)</sup>			2.5		2.5		
f <sub>MAX</sub>	Maximum Clock Frequency	3.3 <sup>(*)</sup>	15		95	150	80	MHz	
		3.3 <sup>(*)</sup>	50		55	85	50		
		5.0 <sup>(**)</sup>	15		130	175	110		
		5.0 <sup>(**)</sup>	50		90	120	80		

(\*) Voltage range is 3.3V ± 0.3V

(\*\*) Voltage range is 5V ± 0.5V

### CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions	Value					Unit
			T <sub>A</sub> = 25 °C			-40 to 85 °C		
			Min.	Typ.	Max.	Min.	Max.	
C <sub>IN</sub>	Input Capacitance			4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance (note 1)			29				pF

1) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6$  (per Flip-Flop)

## DYNAMIC SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Conditions		Value					Unit
		V <sub>CC</sub> (V)	C <sub>L</sub> = 50 pF	T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
V <sub>OLP</sub>	Dynamic Low Voltage Quiet Output (note 1, 2)	5.0	C <sub>L</sub> = 50 pF		0.3	0.8			V
V <sub>OLV</sub>				-0.8	-0.3				
V <sub>IHD</sub>	Dynamic High Voltage Input (note 1, 3)	5.0		3.5					
V <sub>ILD</sub>	Dynamic Low Voltage Input (note 1, 3)	5.0				1.5			

1) Worst case package.

2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n-1) outputs switching and one output at GND.

3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Inputs under test switching: 5.0V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>), f=1MHz.

## TEST CIRCUIT






C<sub>L</sub> = 15/50 pF or equivalent (includes jig and probe capacitance)

R<sub>T</sub> = Z<sub>OUT</sub> of pulse generator (typically 50Ω)

# 74VHC174


WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)



**WAVEFORM 2: PROPAGATION DELAYS** ( $f=1\text{MHz}$ ; 50% duty cycle)**WAVEFORM 3: RECOVERY TIME** ( $f=1\text{MHz}$ ; 50% duty cycle)

**Plastic DIP-16 (0.25) MECHANICAL DATA**


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050





## SO-16 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.004		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1	45 (typ.)					
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S	8 (max.)					



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.  
<http://www.st.com>