

August 1993 Revised April 1999

74VHC4040 12-Stage Binary Counter

General Description

The VHC4040 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC4040 is a 12-stage counter which increments on the negative edge of the input clock and all outputs are reset to a low level by applying a logical high on the reset input. An input protection circuit insures that OV to 7V can be applied to the inputs without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery

backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High speed; f_{MAX} = 210 MHz at V_{CC} = 5V
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max) at } T_A = 25^{\circ}C$
- High noise immunity: V_{NIH} =V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs
- Wide operating voltage range: V_{CC} (opr) = 2V 5.5V
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC4040

Ordering Code:

Order Number	Package Number	Package Description
74VHC4040M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC4040MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC4040N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code


Connection Diagram



Pin Descriptions

Pin Names	Description						
Q ₀ -Q ₁₁	Flip-Flop Outputs						
CP	Negative Edged Triggered Clock						
MR	Master Reset						





Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 2)

 $\begin{array}{lll} \text{Input Diode Current (I}_{\text{IK}}) & -20 \text{ mA} \\ \text{Output Diode Current (I}_{\text{OK}}) & \pm 20 \text{ mA} \\ \text{DC Output Current (I}_{\text{OUT}}) & \pm 25 \text{ mA} \\ \end{array}$

DC V $_{\rm CC}$ /GND Current (I $_{\rm CC}$) ± 75 mA Storage Temperature (T $_{\rm STG}$) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Supply Voltage (V_{CC}) 2.0V to +5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

Operating Temperature (T_{OPR})

Overating Temperature (T_{OPR})

Output Voltage (V_{OUT})

Operating Temperature (V_{OPR})

Input Rise and Fall Time (t_r, t_f)

$$\begin{split} V_{CC} = 3.3 V \pm 0.3 V & 0 \sim 100 \text{ ns/V} \\ V_{CC} = 5.0 V \pm 0.5 V & 0 \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 2: Unused inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Cymbol		(V)	Min	Тур	Max	Min	Max		Conditions	
V _{IH}	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		'		
V _{IL}	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3 V_{\rm CC}$	l		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9				$I_{OH} = -50 \mu A$
	Voltage	3.0	2.9	3.0		2.9			., .,	
		4.5	4.4	4.5		4.4		V	$V_{IN} = V_{IH}$ or V_{IL}	
		3.0	2.58			2.48				$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80				$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1			$I_{OL} = 50 \mu A$
	Voltage	3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ or V_{IL}	
		3.0			0.36		0.44			$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44			$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V o$	r GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or	GND


AC Electrical Characteristics


Cumhal	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$			T _A = -40°	C to +85°C	Units	Canditiana
Symbol			Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay Time	3.3 ± 0.3		7.5	11.9	1.0	14.0	ns	C _L = 15 pF
t _{PHL}	to Q ₁			10.0	15.4	1.0	17.5	115	C _L = 50 pF
		5.0 ± 0.5		4.8	7.3	1.0	8.5	ns	C _L = 15 pF
				6.3	9.3	1.0	10.5	115	C _L = 50 pF
t _{PLH}	Propagation Delay Time	3.3 ± 0.3						ns	C _L = 15 pF
t_{PHL}	between Stages from			2.4	4.4	1.0	5.0	ns	C _L = 50 pF
	Q _n to Q _{n+1}	5.0 ± 0.5						ns	C _L = 15 pF
				1.6	3.1	1.0	3.5	115	C _L = 50 pF
t _{PHL}	Propagation Delay Time	3.3 ± 0.3		8.3	12.8	1.0	15.0	ns	C _L = 15 pF
	$MR-Q_n$			10.8	16.3	1.0	18.5	115	C _L = 50 pF
		5.0 ± 0.5		5.6	8.6	1.0	10.0	ns	C _L = 15 pF
				7.1	10.6	1.0	12.0	115	C _L = 50 pF
f_{MAX}	Maximum Clock	3.3 ± 0.3	90	140		75		MHz	C _L = 15 pF
	Frequency		55	80		50		IVII IZ	C _L = 50 pF
		5.0 ± 0.5	150	210		125		MHz	C _L = 15 pF
			95	125		80		IVI⊓∠	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			21				pF	(Note 3)

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr) = C_{PD} * V_{CC} * f_N + I_{CC} .


AC Operating Requirements


Symbol	Parameter	V _{CC} (V)	$T_A =$	25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	
	r al affecter		Тур	Guarai	nteed Minimum	Onits	
t _w (L)	Minimum Pulse Width	3.3 ± 0.3		5.0	5.0		
$t_w(H)$	(CP)	5.0 ± 0.5		5.0	5.0	ns	
t _w (L)	Minimum Pulse Width	3.3 ± 0.3		5.0	5.0	20	
	(MR)	5.0 ± 0.5		5.0	5.0	ns	
t _{REC}	Minimum Removal Time	3.3 ± 0.3		5.0	5.0	20	
	(MR)	5.0 ± 0.5		5.0	5.0	ns	





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com