

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package		
BV _{DGS}	(max)	(min)	TO-92		
500V	60Ω	150mA	VN0550N3		

Features

- ☐ Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- ☐ Integral Source-Drain diode
- High input impedance and high gain
- □ Complementary N- and P-channel devices

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-t <mark>o-Gate V</mark> oltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability

Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	$^{ heta_{ extsf{jc}}}$ $^{\circ}$ C/W	$ heta_{ extsf{ja}}$ $^{\circ}$ C/W	I _{DR} *	I _{DRM}
TO-92	78mA	250mA	1.0W	125	170	78mA	250mA


^{*} I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	nbol Parameter		Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	VN0550	500			V	$V_{GS} = 0V, I_D = 1mA$	
V _{GS(th)}	Gate Threshold Voltage		2		4	V	$V_{GS} = V_{DS}$, $I_D = 1mA$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			-3.8	-5.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1mA$	
I _{GSS}	Gate Body Leakage				100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current				10	μΑ	V _{GS} = 0V, V _{DS} = Max Rating	
					1	mA	$V_{GS} = 0V$, $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I _{D(ON)}	ON-State Drain Current			100		mA	$V_{GS} = 5V, V_{DS} = 25V$	
			150	350		IIIA	V _{GS} = 10V, V _{DS} = 25V	
R _{DS(ON)}	Static Drain-to-Source			45		Ω	$V_{GS} = 5V$, $I_D = 50mA$	
	ON-State Resistance		40	60	V _{GS} = 10V, I _D = 50mA			
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			1	1.7	%/°C	V _{GS} = 10V, I _D = 50mA	
G _{FS}	Forward Transconductance		50	100		mប	$V_{DS} = 25V, I_{D} = 50mA$	
C _{ISS}	Input Capacitance			45	55		V 0V V 05V	
C _{OSS}	Common Source Output Capacitance			8	10	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1 MHz	
C _{RSS}	Reverse Transfer Capacitance			2	5			
t _{d(ON)}	Turn-ON Delay Time				10			
t _r	Rise Time				15	l ne	$V_{DD} = 25V$,	
t _{d(OFF)}	Turn-OFF Delay Time				10	ns	$I_D = 150 \text{mA},$ $R_{GEN} = 25\Omega$	
t _f	Fall Time				10]	GLIV	
V_{SD}	Diode Forward Voltage Drop			0.8		V	$V_{GS} = 0V, I_{SD} = 0.5A$	
t _{rr}	Reverse Recovery Time			300		ns	$V_{GS} = 0V, I_{SD} = 0.5A$	


Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.





Typical Performance Curves














Typical Performance Curves

