

DOUBLE CHANNEL HIGH SIDE SOLID STATE RELAY

W.DZSC.COM

TYPE	R <sub>DS(on)</sub>	l <sub>lim</sub>	V <sub>CC</sub>
VND600PEP	30mΩ	25A	36V

- DC SHORT CIRCUIT CURRENT: 25A
- CMOS COMPATIBLE INPUTS
- PROPORTIONAL LOAD CURRENT SENSE
- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT-DOWN
- CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- PROTECTION AGAINST: LOSS OF GROUND AND LOSS OF V<sub>CC</sub>
- REVERSE BATTERY PROTECTION (\*)


#### DESCRIPTION

The VND600PEP is a monolithic device made using STMicroelectronics VIPower M0-3 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active  $V_{CC}$  pin voltage clamp protects the

#### **BLOCK DIAGRAM**



device against low energy spikes (see ISO7637 transient compatibility table). This device has two channels in high side configuration; each channel has an analog sense output on which the sensing current is proportional (according to a known ratio) to the corresponding load current. Built-in thermal shut-down and outputs current limitation protect the chip from over temperature and short circuit. Device turns off in case of ground pin disconnection.



(\*) See application schematic at page 8

f.dzsc.com

October 2003 - Revision 1.4 (Working document)


1/11

This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.


#### **ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage	41	V
-V <sub>CC</sub>	Reverse supply voltage	-0.3	V
- I <sub>GND</sub>	DC reverse ground pin current	-200	mA
I <sub>OUT</sub>	Output current	Internally limited	A
I <sub>R</sub>	Reverse output current	-21	A
I <sub>IN</sub>	Input current	+/- 10	mA
V		-3	V
V <sub>CSENSE</sub>	Current sense maximum voltage	+15	V
	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
V <sub>ESD</sub>	- CURRENT SENSE	2000	V
	- OUTPUT	5000	V
	- V <sub>CC</sub>	5000	V
P <sub>tot</sub>	Power dissipation at T <sub>c</sub> =25°C	96	W
Тį	Junction operating temperature	Internally limited	°C
Т <sub>с</sub>	Case operating temperature	-40 to 150	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	°C

## **CONNECTION DIAGRAM (TOP VIEW)**



#### CURRENT AND VOLTAGE CONVENTIONS



#### THERMAL DATA

Symbol	Parameter		Value	Unit
R <sub>thj-case</sub> (1)	Thermal resistance junction-case (	MAX)	1.8	°C/W
R <sub>thj-case</sub> (2)	Thermal resistance junction-case (	MAX)	1.3	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	MAX)	60 (*)	°C/W

(\*) When mounted on a standard single-sided FR-4 board with  $1 \mbox{cm}^2$  of Cu (at least 35  $\mbox{\mu m}$  thick).

Note: (1) one channel ON - (2) two channels ON

**ELECTRICAL CHARACTERISTICS** (8V<V<sub>CC</sub><36V; -40°C<T<sub>j</sub><150°C; unless otherwise specified) (Per each channel)

POWER

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>CC</sub> (**)	Operating supply voltage		5.5	13	36	V
V <sub>USD</sub> (**)	Undervoltage shutdown		3	4	5.5	V
V <sub>OV</sub> (**)	Overvoltage shutdown		36			V
		I <sub>OUT</sub> =5A; T <sub>j</sub> =25°C			30	mΩ
R <sub>ON</sub>	On state resistance	I <sub>OUT</sub> =5A; T <sub>j</sub> =150°C			60	mΩ
		I <sub>OUT</sub> =3A; V <sub>CC</sub> =6V			100	mΩ
V <sub>clamp</sub>	Clamp Voltage	I <sub>CC</sub> =20mA (see note 3)	41	48	55	V
		Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V		12	40	μA
I <sub>S</sub> (**)	Supply current	Off State; V <sub>CC</sub> =13V; V <sub>IN</sub> =V <sub>OUT</sub> =0V; T <sub>j</sub> =25°C		12	25	μΑ
18()		On state; V <sub>IN</sub> =5V; V <sub>CC</sub> =13V; I <sub>OUT</sub> =0A;				
		$R_{SENSE}=3.9k\Omega$			6	mA
I <sub>L(off1)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =V <sub>SENSE</sub> =0V	0		50	μA
I <sub>L(off2)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>SENSE</sub> =0V; V <sub>OUT</sub> =3.5V	-75		0	μA
I <sub>L(off3)</sub>	Off State Output Current	V <sub>IN</sub> =V <sub>OUT</sub> =V <sub>SENSE</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =125°C			5	μA
I <sub>L(off4)</sub>	Off State Output Current	$V_{IN}=V_{OUT}=V_{SENSE}=0V; V_{CC}=13V; T_j=25^{\circ}C$			3	μA

#### SWITCHING (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t <sub>d(on)</sub>	Turn-on delay time	$R_L=2.6\Omega$ (see figure 1)		30		μs
t <sub>d(off)</sub>	Turn-on delay time	$R_L=2.6\Omega$ (see figure 1)		30		μs
(dV <sub>OUT</sub> /dt) <sub>on</sub>	Turn-on voltage slope	$R_L=2.6\Omega$ (see figure 1)		See relative diagram		V/µs
(dV <sub>OUT</sub> /dt) <sub>off</sub>	Turn-off voltage slope	$R_L=2.6\Omega$ (see figure 1)		See relative diagram		V/µs

#### PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I	DC short circuit current	V <sub>CC</sub> =13V	25	40	70	А
lim		5.5V <v<sub>CC&lt;36V</v<sub>			70	А
т	Thermal shut-down		150	175	200	°C
T <sub>TSD</sub>	temperature		150	175	200	C
Τ <sub>R</sub>	Thermal reset temperature		135			°C
T <sub>HYST</sub>	Thermal hysteresis		7	15		°C
V <sub>demag</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> =2A; V <sub>IN</sub> =0V; L=6mH	V <sub>CC</sub> -41	V <sub>CC</sub> -48	V <sub>CC</sub> -55	V
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> =0.5A; T <sub>j</sub> = -40°C+150°C		50		mV

(\*\*) Per device.



## ELECTRICAL CHARACTERISTICS (continued)

CURRENT SENSE (9V $\leq$ V<sub>CC</sub> $\leq$ 16V) (See figure 1)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT1}$ or $I_{OUT2}$ =0.5A; $V_{SENSE}$ =0.5V; other channels open; $T_j$ = -40°C150°C	3300	4400	6000	
dK <sub>1</sub> /K <sub>1</sub>	Current Sense Ratio Drift	$I_{OUT1}$ or $I_{OUT2}$ =0.5A; $V_{SENSE}$ =0.5V; other channels open; $T_j$ = -40°C150°C	-10		+10	%
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	$I_{OUT1}$ or $I_{OUT2}$ =5A; $V_{SENSE}$ =4V; other channels open; $T_j$ =-40°C	4200	4900	6000	
		T <sub>j</sub> =25°C150°C	4400	4900	5750	
dK <sub>2</sub> /K <sub>2</sub>	Current Sense Ratio Drift	I <sub>OUT1</sub> or I <sub>OUT2</sub> =5A; V <sub>SENSE</sub> =4V; other channels open; T <sub>j</sub> =-40°C150°C	-6		+6	%
K <sub>3</sub>	IOUT/ISENSE	$I_{OUT1}$ or $I_{OUT2}$ =15A; $V_{SENSE}$ =4V; other channels open; $T_j$ =-40°C	4200	4900	5500	
		T <sub>j</sub> =25°C150°C	4400	4900	5250	
dK <sub>3</sub> /K <sub>3</sub>	Current Sense Ratio Drift	I <sub>OUT1</sub> or I <sub>OUT2</sub> =15A; V <sub>SENSE</sub> =4V; other channels open; T <sub>j</sub> =-40°C150°C	-6		+6	%
Mar a	Max analog sense	V <sub>CC</sub> =5.5V; I <sub>OUT1,2</sub> =2.5A; R <sub>SENSE</sub> =10kΩ	2			V
V <sub>SENSE1,2</sub>	output voltage	V <sub>CC</sub> >8V, I <sub>OUT1,2</sub> =5A; R <sub>SENSE</sub> =10kΩ	4			V
V <sub>SENSEH</sub>	Analog sense output voltage in overtemperature condition	$V_{CC}$ =13V; R <sub>SENSE</sub> =3.9k $\Omega$		5.5		V
R <sub>VSENSEH</sub>	Analog sense output impedance in overtemperature condition	V <sub>CC</sub> =13V; T <sub>j</sub> >T <sub>TSD</sub> ; All Channels Open		400		Ω
t <sub>DSENSE</sub>	Current sense delay response	to 90% I <sub>SENSE</sub> (see note 4)			500	μs

### LOGIC INPUT (Channels 1,2)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage				1.25	V
۱ <sub>IL</sub>	Low level input current	V <sub>IN</sub> =1.25V	1			μA
V <sub>IH</sub>	Input high level voltage		3.25			V
Ι <sub>Η</sub>	High level input current	V <sub>IN</sub> =3.25V			10	μA
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.5			V
V	Innut alamn valtaga	I <sub>IN</sub> =1mA	6	6.8	8	V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> =1mA I <sub>IN</sub> =-1mA		-0.7		V

57

Note 3:  $V_{clamp}$  and  $V_{OV}$  are correlated. Typical difference is 5V. Note 4: current sense signal delay after positive input slope.

Note: Sense pin doesn't have to be left floating.

## TRUTH TABLE (per channel)

CONDITIONS	INPUT	OUTPUT	SENSE
Nemaleneration	L	L	0
Normal operation	Н	Н	Nominal
Overtemperature	L	L	0
Overtemperature	н	L	V <sub>SENSEH</sub>
Lindenveltage	L	L	0
Undervoltage	Н	L	0
Overvoltage	L	L	0
Overvoltage	Н	L	0
	L	L	0
Short circuit to GND	Н	L	(T <sub>j</sub> <t<sub>TSD) 0</t<sub>
	Н	L	(T <sub>j</sub> >T <sub>TSD</sub> ) V <sub>SENSEH</sub>
Short aircuit to V	L	Н	0
Short circuit to V <sub>CC</sub>	н	н	< Nominal
Negative output voltage clamp	L	L	0


ISO T/R 7637/1			TEST LEVELS		
Test Pulse	Ι	II III IV		Delays and Impedance	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 $\Omega$
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω


#### ELECTRICAL TRANSIENT REQUIREMENTS

ISO T/R 7637/1		TEST LEVELS RESULTS			
Test Pulse	I	II	III	IV	
1	С	С	С	С	
2	С	С	С	С	
3a	С	С	С	С	
3b	С	С	С	С	
4	С	С	С	С	
5	С	E	E	E	


CLASS CONTENTS			
C All functions of the device are performed as designed after exposure to disturbance.			
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.		

## Figure 1: Switching Characteristics (Resistive load R<sub>L</sub>= $2.6\Omega$ )





#### **APPLICATION SCHEMATIC**



# GND PROTECTION NETWORK AGAINST REVERSE BATTERY

<u>Solution 1:</u> Resistor in the ground line ( $R_{GND}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{\mbox{\footnotesize GND}}$  resistor.

1)  $R_{GND} \le 600 \text{mV} / I_{S(on)max}$ .

2)  $R_{GND} \ge (-V_{CC}) / (-I_{GND})$ 

where  $-I_{\rm GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC}\mbox{-}0\mbox{: during reverse battery situations) is:}$ 

 $P_D = (-V_{CC})^2 / R_{GND}$ 

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D<sub>GND</sub>) in the ground line.

A resistor  $(R_{GND}{=}1k\Omega)$  should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ( $\simeq$ 600mV) in the input thresholds and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

#### LOAD DUMP PROTECTION


 $\rm D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $\rm V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the V\_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

**A**7/

#### $\mu$ C I/Os PROTECTION:


If a ground protection network is used and negative transient are present on the V<sub>CC</sub> line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu$ C I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.




For V<sub>CCpeak</sub>= - 100V and I<sub>latchup</sub>  $\geq$  20mA; V<sub>OHµC</sub>  $\geq$  4.5V 5k $\Omega$   $\leq$  R<sub>prot</sub>  $\leq$  65k $\Omega$ .

Recommended  $R_{prot}$  value is 10k $\Omega$ .





**47/** 



57

10/11

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com