

Ordering number : EN5331

Wideband Output Module (video pack)

SANYO
VP513


CRT Display Video Output Amplifier: High-Voltage, Wideband Amplification

Features

- Low power dissipation class A
amp: 6.5W with 25 MHz (clock)
- Bandwidth f (-3 dB) = 70 MHz
- Pulse response (t_r , t_f)
 $t_r = 5.8$ ns (typ) and $t_f = 5.0$ ns (typ)
at 40 Vp-p swing
- Plastic mold package for excellent reliability

Package Dimensions

unit: mm

2117


Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{CC} max		90	V
	V_{BB} max		15	V
Allowable power dissipation	P_d max	At $T_c = 25^\circ\text{C}$ with an ideal heat sink	25	W
Junction temperature	T_j max		150	$^\circ\text{C}$
Case temperature	T_c max		100	$^\circ\text{C}$
Storage temperature	T_{stg}		-20 to +110	$^\circ\text{C}$

Operating Conditions at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage I	V_{CC}		70	V
	V_{BB}		10	V
Recommended supply voltage II	V_{CC}		80	V
	V_{BB}		10	V

VP513


Electrical Characteristics at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Bandwidth I (-3 dB)	f_c	$V_{CC} = 70\text{ V}$, $V_{BB} = 10\text{ V}$, $C_L = 5\text{ pF}$, $V_{IN}(\text{DC}) = 2.6\text{ V}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		70		MHz
Bandwidth II (-3 dB)	f_c	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $C_L = 5\text{ pF}$, $V_{IN}(\text{DC}) = 2.9\text{ V}$, $V_{OUT}(\text{p-p}) = 50\text{ V}$		65		MHz
Pulse response characteristics	t_r	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $C_L = 5\text{ pF}$, $V_{IN}(\text{DC}) = 2.9\text{ V}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		5.8		ns
	t_f			5.0		ns
Voltage gain	$G_V(\text{DC})$		13	15	17	
Current drain I	I_{CC1}	$V_{CC} = 70\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.6\text{ V}$, $f = 10\text{ MHz}$ clock, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		25		mA
	I_{CC2}	$V_{CC} = 70\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.6\text{ V}$, $f = 70\text{ MHz}$ clock, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		40		mA
Current drain II	I_{CC1}	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.9\text{ V}$, $f = 10\text{ MHz}$ clock, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 50\text{ V}$		30		mA
	I_{CC2}	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.9\text{ V}$, $f = 70\text{ MHz}$ clock, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 50\text{ V}$		47		mA





Internal Equivalent Circuit




Test Circuit



A03440




VP513



Application Circuit Examples

1. CRT neck mounted circuit




<NECK PCB>

A05008

Note: 1. The matching RC circuit is used to match the IC internal impedance with the impedance of the load. In neck mounted applications, this circuit can be removed if the total load capacitance, C_L , is no more than 10 pF.

2. Cable transmission (separated boards)



<VIDEO PCB>

<NECK PCB>

A05008

Thermal Design for the VP513

Since the VP513 includes three channels, we first consider a single channel. The chip temperature of each transistor under actual operating conditions is determined using the following formula.

$$T_j = (T_{ri}) = \theta_{j-c} (T_{ri}) \times P_c (T_{ri}) + \Delta T_c + T_a [^{\circ}\text{C}] \dots\dots\dots (1)$$

$\theta_{j-c} (T_{ri})$: Thermal resistance of an individual transistor

$P_c (T_{ri})$: Collector loss for an individual transistor

ΔT_c : Case temperature rise

T_a : Ambient temperature

The $\theta_{j-c}(T_{ri})$ for each chip is:

$$\theta_{j-c} (Tr1) = 45^{\circ}\text{C/W}/\theta_{j-c} (Tr2) \text{ to } (Tr4) = 35^{\circ}\text{C/W} \dots\dots\dots (2)$$


Although the loss for each transistor in a Video Pack varies with frequency and is not uniform, if we assume that the maximum operating frequency, $f = 70 \text{ MHz}$ (clock), then the chips with the largest loss will be transistors 3 and 4 ($Tr3$ and $Tr4$) and that loss will be about 1/4 of the total loss. Thus from the P_d for a single channel we have:

$$P_c (Tr3) 70 \text{ MHz} = P_d (1\text{CH}) 70 \text{ MHz} \times 1/4 \dots\dots\dots (3)$$

Here, we must select a heat sink with a capacity θ_h such that the T_j of these transistors does not exceed 150°C . Equation (4) below gives the relationship between θ_h and ΔT_c .

$$\Delta T_c = P_d (\text{TOTAL}) \times \theta_h \dots\dots\dots (4)$$

The required θ_h is calculated using this equation and equation (1).



VP513 Thermal Design Example

Conditions: Using an $f_H = 64$ kHz class monitor, $f_v = 70$ MHz (clock)

$$V_{CC} = 80 \text{ V}, V_{BB} = 10 \text{ V}, V_{OUT} = 50 \text{ V}_{p-p} (C_L = 10 \text{ pF})$$

Since this class of monitor can be operated up to $T_a = 60^\circ\text{C}$, here we consider the case where the maximum clock frequency is 70 MHz.

As mentioned previously, the chips with the largest loss are transistors Tr3 and Tr4. Determining those values gives:

$$P_c (\text{Tr3}) = 3.7 \times 0.25 = 0.93 \text{ [W]} \dots\dots\dots (5)$$

We determine ΔT_j by substituting the value for θ_{j-c} in equation (5).

$$\Delta T_j = 0.93 \times 35 = 32.6 \text{ [}^\circ\text{C]} \dots\dots\dots (6)$$


Here, $T_c(\text{max})$ (measured at the back surface) will be under 100°C , and the value in item (6) above shows that it suffices to focus on $T_c(\text{max}) < 100^\circ\text{C}$ in the thermal design to fulfill the $T_j(\text{max}) < 150^\circ\text{C}$ and $T_c(\text{max}) < 100^\circ\text{C}$ conditions.

Therefore, a heat sink that maintains the $T_c < 100^\circ\text{C}$ condition will have the following thermal resistance:

$$\begin{aligned} \theta_h &= \Delta T_c \div P_d (\text{TOTAL}) = (T_c - T_a) \div [P_d (1\text{CH}) \times 3] \\ &= 40 \div (3.7 \times 3) = 3.6^\circ\text{C/W} \end{aligned}$$

Thus the thermal resistance in this case is $\theta_h = 3.6^\circ\text{C/W}$.

In actual practice, the ambient temperature and operating conditions will allow a heat sink smaller than that indicated by this calculation to be used. Therefore, design optimization taking the actual conditions into account is also required.



Surge Protection

Surge protection is required when this device is connected to a CRT. This product requires the same protection as earlier products.

1. Termination spark gap
2. Surge suppression resistor (Recommended value: 33 to 68 Ω)
3. Surge suppression diode (Installed in the vicinity of the IC output pin.)


Note: Caution: The value of surge suppression resistors must be determined taking both the stipulated discharge test and the required frequency bandwidth into account.

Application Notes

Mounting notes:

Since the specified heat sink is required to operate a mounted Video Pack, we recommend the following mounting technique. (See the thermal design item for details on the required heat sink.) In particular, since the package used for this product is even more compact than that used in the earlier VPS series, the following points require special care. (These are recommendations.)

1. A tightening torque of between 0.39 and 0.88 N·m is recommended.
2. The bolt hole spacing in the heat sink should match that of the IC. In particular, the bolt hole spacing should be pulled in to be as close as possible, within the range that mounting is possible, to the dimensions A and B in the package dimensions drawing, as shown below.




3. Use either the truss screws (truss bolts) or binding screws stipulated in the JIS standards as the mounting bolts. Also, use washers to protect the IC case.
4. Foreign matter, such as machining chips, must not be left trapped between the IC case and the heat sink. If grease is applied to the junction surface, be sure to apply the grease evenly.
5. Solder the IC leads to the printed circuit board after mounting the heat sink to the IC.

Note: The heat sink is absolutely required to operate this Video Pack. Never, in any situation, apply power to a Video Pack as an independent device. The Video Pack may be destroyed.

VP513

Peripheral wiring and ground leading:

The VP513 supports standard lead forming to a zigzag 2.54 mm pitch. Also, the pin layout is standardized to the I/O and power supply line arrangement shown below.



IC Surrounding Pin Layout (Top view)

Note: Design applications that use two-sided printed circuit boards or similar technologies so that input and output lines do not cross. Crossed lines can lead to increased crosstalk. Also, lines should be kept as short as possible, and the ground plane should be made as wide as possible. These layout design principles will minimize bandwidth degradation and oscillation.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.