
GEC PLESSEY

PRELIMINARY INFORMATION

.....



The VP5511A converts digital Y, Cr, Cb, data into analog NTSC/PAL composite video and S-video signals. The outputs are capable of driving doubly terminated 75 ohm loads with standard video levels.

The device accepts data inputs complying with CCIR Recommendation 601 and 656. The data is time multiplexed on an 8 bit bus at 27MHz and is formatted as Y, Cr, Y, Cb (i.e. 4:2:2). The video blanking and sync information from REC 656 is included in the data stream when the VP5511A is working in slave mode.

The output pixel rate is 27MHz and the input pixel rate is half this frequency, i.e. 13.5MHz.

All necessary synchronisation signals are generated internally when the device is operating in master mode. Digital horizontal and vertical sync outputs are available for use by the host system.

The rise and fall times of sync, burst envelope and video blanking are internally controlled to be within composite video specifications.

Three digital to analog converters (DACs) are used to convert the digital luminance, chrominance and composite data into true analog signals. An internally generated reference voltage provides the biasing for the DACs.

FEATURES

- Converts Y, Cr, Cb data to analog composite video and
- Supports CCIR recommendations 601 and 656
- All digital video encoding
- Selectable master/slave mode for sync signals
- Switchable chrominance bandwidth
- Switchable pedestal with gain compensation
- SMPTE 170M NTSC or CCIR 624 PAL compatible outputs
- GENLOCK mode
- Line 21 Closed Caption encoding
- I²C bus serial microprocessor interface

APPLICATIONS

- Digital Cable TV
- Digital Satellite TV
- Multi-media
- Video games
- Karaoke
- Digital VCRs

ORDERING INFORMATION

VP5511A/CG/GP1R




Fig.1 Pin connections (top view)

г	DIN I	FUNCTION	PIN	FUNCTION
ļ	PIN	FUNCTION	33	VDD
1	1	VDD		RESET
١	2	GND DO (VC C/D)	34 35	REFSQ
1		D0 (VS O/P)	36	GND
١	4	D1 (HS O/P)	36	VDD
١	5	D2 (FC0 O/P)		GND
١	6	D3 (FC1 O/P)	38	PD7
١	7	D4 (FC2 O/P)	39	PD6
١	8	D5	40	
1	9	D6 (SCSYNC I/P)	41	PD5
١	10	D7 (PALID I/P)	42	PD4
	11	GND	43	PD3
1	12	VDD	44	PD2
	13	GND	45 .	PD1
	14	GND	46	PD0
	15	PXCK	47	GND
	16	VDD	48	VDD
١	17	CLAMP	49	AGND
	18	COMPSYNC	50	VREF
Ì	19	GND	51	DACGAIN
i	20	VDD	52	LUMACOMP
	21	TDO	53	AVDD
	22	TDI	54	LUMAOUT
	23	TMS	55	AGND
	24	TCK	56	COMPOUT
	25	GND	57	AGND
	26	SA1	58	CHROMAOUT
	27	SA2	59	AVDD
Ì	28	SCL	60	COMPCOMP
	29	VDD	61	N/C
į	30	SDA	62	AVDD
	31	GND	63	AVDD
	32	VDD	64	N/C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): As specified in Recommended Operating Conditions DC CHARACTERISTICS

Parameter	Conditions	Symbol	Min.	Тур.	Max.	Units
Digital Inputs TTL compatible (except SDA, SCL)						
Input high voltage		VIN	2.0			V
Input low voltage		VIL			0.8	v
Digital Inputs SDA, SCL					i —	
Input high voltage		VIH	0.7 VDD			v
Input low voltage	, and the second	VIL			0.3 VDD	v
Input high current	VIN = VDD	IIH			10	μА
Input low current	VIN = VSS	ItL	i I		-10	μ Α
Digital Outputs CMOS compatible						•
Output high voltage	IOH = -1mA	VOH	3.7		1	V
Output low voltage	IOL = +4mA	VOL			0.4	V
Digital Output SDA		1				
Output low voltage	IOL = +6mA	VOL			0.6	v
			1 :			

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): As specified in Recommended Operating Conditions DC CHARACTERISTICS DACs

INL DNL VREF ZR IREF KOAC	0.95	guaranteed 66.83 1.00 27k 1.3699 24.93	±1.5 ±1 ±5	LSB LSB % μΑ V Ω mA
DNL Vref Zr Iref	0.95	66.83 1.00 27k 1.3699 24.93	±1 ±5	LSB % μA V Ω
Vref Zr Iref	0.95	66.83 1.00 27k 1.3699 24.93	±5	% μΑ V Ω
ZR IREF	0.95	66.83 1.00 27k 1.3699 24.93	±5	μΑ V Ω
ZR IREF	0.95	66.83 1.00 27k 1.3699 24.93	1.05	ν Ω
ZR IREF	0.95	66.83 1.00 27k 1.3699 24.93	1.05	ν Ω
ZR IREF	0.95	27k 1.3699 24.93	1.05	ν Ω
IREF		1.3699 24.93		
		24.93	1	mA
KDAC				l
		l		
		50		pV-s
		33.75	}	mA
			i	mA
				mA
- 1				mA
				mA
		0.40		mA
$\overline{}$				
		34 15		mA
				mA
- 1				mA
l				mA
- 1		–		mA
- 1				mA
			33.75 17.64 1.40 7.62 7.62 0.40 34.15 18.71 26.73 8.02 8.02 0.00	17.64 1.40 7.62 7.62 0.40 34.15 18.71 26.73 8.02 8.02

Note: All figures are for: RREF = 730Ω RL = 37.5Ω . When the device is set up in NTSC mode there is a +0.25% error in the PAL levels. If RL = 75Ω then RREF = 1460Ω .

ABSOLUTE MAXIMUM RATINGS

Supply voltage VDD, AVDD
Voltage on any non power pin
Ambient operating temperature
Storage temperature

-0·3 to 7·0V -0·3 to VDD+0·3V 0 to 70°C -55°C to 150°C Note: Stresses exceeding these listed under Absolute Maximum Ratings may induce failure. Exposure to Absolute Maximum Ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Units
Power supply voltage	VDD, AVDD	4.75	5.00	5.25	V
Power supply current (including analog outputs)	IDD		150	l .	mA
Input clock frequency	PXCK	-50ppm	27.00	+50ppm	MHz
SCL clock frequency	fscL			500	kHz
Analog video output load		1	37.5		Ω
DAC gain resistor	1	ł	730		Ω :
Ambient operating temperature		0		70	°C

VIDEO CHARACTERISTICS

Parameter	Symbol	Min.	Тур.	Мах.	Units
Luminance bandwidth			5.5		MHz
Chrominance bandwidth (Extended B/w mode)	1		1.3		MHz
Chrominance bandwidth (Reduced B/w mode)			650		kHz
Burst frequency (NTSC)			3.57954545		MHz
Burst frequency (PAL-B, D,G,H,I)			4.43361875		MHz
Burst frequency (PAL-M)			3.57561189		MHz
Burst frequency (PAL-N Argentina)			3.58205625	l .	MHz
Burst cycles (NTSC and PAL-M,N)			9	.	Fsc cycles
Burst cycles (NTSC and PAL-B, D, G, H,I)			10		Fsc cycles
Burst envelope rise / fall time (NTSC and PAL-M,N)			300		ns .
Burst envelope rise / fall time (NTSC and PAL-B, D, G, H,I)			300		· ns
Analog video sync rise / fall time (NTSC and PAL-M,N)			145		ns
Analog video blank rise / fall time (NTSC and PAL-B, D, G, H,I)	l		245	1	ns
Differential gain	1		1.5		% pk-pk
Differential phase			TBD	,	°pk-pk
Signal to noise ratio (unmodulated ramp)	1		-61	-61	dB
Chroma AM signal to noise ratio (100% red field)]		-56	-56	dB√
Chroma PM signal to noise ratio (100% red field)			-58	-58	dB
Hue accuracy				2.5	%
Colour saturation accuracy				2.5	%
Residual sub carrier			-60		d₿
Luminance / chrominance delay			10		ns

ESD COMPLIANCE

Pins	Test	Test Levels	Notes
All pins	Human body model	2kV on 100pF through 1k5Ω	Meets Mil-Std-883 Class 2
All pins	Machine model	200V on 200pF through 0Ω & 500nH	•




Fig.2 Functional block diagram




Fig.3 Glitch Energy

PIN DESCRIPTIONS

Pin Name	Pin No.	Description
PD0-7	39 - 46	8 Bit Pixel Data inputs clocked by PXCK. PD0 is the least significant bit, corresponding to Pin 46. These pins are internally pulled low.
D0-7	3 - 10	8 Bit General Purpose Port input/output. D0 is the least significant bit, corresponding to Pin 3. These pins are internally pulled low.
PXCK	15	27MHz Pixel Clock input. The VP5511A internally divides PXCK by two to provide the pixel clock.
CLAMP	17	The CLAMP output signal is synchronised to COMPSYNC output and indicates the position of the BURST pulse, (lines 10-263 and 273-525 for NTSC and PAL-M; lines 6-310 and 319-623 for PAL-B,D, G,I,N(Argentina)).
COMPSYNC	18	Composite sync pulse output. This is an active low output signal.
TDO	21	JTAG Data scan output port.
TDI	22	JTAG Data scan input port.
TMS	23	JTAG Scan select input.
TCK	24	JTAG Scan clock input.
SA1	26	Slave address select.
SA2	27	Slave address select.
SCL	. 28	Standard I ² C bus serial clock input.
SDA	30	Standard I ² C bus serial data input/output.
RESET	34	Master reset. This is an asynchronous, active low, input signal and must be asserted for a minimum 200ns in order to reset the VP5511A.
REFSQ	35	Reference square wave input used only during Genlock mode.
VREF	50	Voltage reference output. This output is nominally 1-0V and should be decoupled with a 100nF capacitor to GND.
DAC GAIN	51	DAC full scale current control. A resistor connected between this pin and GND sets the magnitude of the video output current. An internal loop amplifier controls a reference current flowing through this resistor so that the voltage across it is equal to the Vref voltage.
LUMACOMP	52	Luma DAC compensation. A 100nF ceramic capacitor must be connected between pin 52 and pin 53.
LUMAOUT	54	True luminance, composite and chrominance video signal outputs. These are high
COMPOUT	56	impedance current source outputs. A DC path to GND must exist from each of these pins.
CHROMAOUT	58 🕽	
COMPCOMP	60	Composite DAC compensation. A 100nF ceramic capacitor must be connected between pin 60 and pin 59.
NOT USED	61, 64	
VDD	1, 12, 16,	Positive supply input. All VDD pins must be connected.
	20, 29,	
	32, 33,	
	37, 48	
AVDD	53, 59	Analog positive supply input. All AVDD pins must be connected.
	62, 63	·
GND	2, 11, 13,	Negative supply input. All GND pins must be connected.
1	14, 19,	
	25, 31,	
ĺ	36, 38, 47	
AGND	49, 55, 57	Negative supply input. All AGND pins must be connected.

All other pins are N/C and should not be connected.

REGISTERS MAP

See Register Details for further explanations.

ADDRESS hex	REGISTER NAME	7	6	5	4	3	2	1	0	R/W	DEFAULT hex
	BAR	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RAD	w	
00	PART ID2	ID17	JD16	ID15	ID14	ID13	1D12	ID11	ID10	R	13
01	PART ID1	IDOF	IDOE	IDOD	IDOC	IDOB	IDOA	ID09	1D08	Ŕ	66
02	PART IDO	ID07	1D06	ID05	ID04	ID03	ID02	ID01	1D00	R	57
03	REV ID	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REVO	R	AA
04	GCR			YCDELAY	RAMPEN		_	VFS1	VFS0	R/W	00
05	VOCR	-	CLAMPDIS	CHRBW	SYNCDIS	BURDIS	LUMDIS	CHRDIS	PEDEN	R/W	00
06	HANC	-	-	DFI2	DFI1	DFIO	Reserved	Reserved	ACTREN		800
07	ANCID	AN7	AN6	AN5	AN4	AN3	AN2	AN1	PARITY	R/W	00
08	SC_ADJ	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SCO	R/W	97
09	FREQ2	FR17	FR16	FR15	FR14	FR13	FR12	FR11	FR10	RW	87
0A	FREQ1	FR0F	FROE	FROD	FR0C	FROB	FROA	FR09	FR08	R/W	Či
0B	FREQ0	FR07	FR06	FR05	FR04	FR03	· FR02	FR01	FROO	R/W	F1
OC.	SCHPHM] - ;	-		-	-	-		SCH8	R/W	00
OD	SCHPHL	SCH7	SCH6	SCH5	SCH4	SCH3	SCH2	SCH1	SCHO	R/W	00
OE to 1F	Reserved										
20	GPPCTL	CTL7	CTL6	CTL5	CTL4	CTL3	CTL2	CTL1	CTLO	w	l FF
21	GPPRD	RD7	RD6	RD5	RD4	RD3	RD2	RDI	RDO	Ř	I ':'
22	GPPWR	WR7	WR6	WR5	WR4	WR3	WR2	WR1	WR0	ŵ	00
23 to EF	Not used										
Fo	CCREG1		F1W1D6	F1W1D5	F1W1D4	F1W1D3	F1W1D2	F1W1D1	F1W1D0	R/W	00
F1	CCREG2	- !	F1W2D6	F1W2D5	F1W2D4	F1W2D3	F1W2D2	F1W2D1	F1W2D0	R/W	00
F2	CCREG3		F2W1D6	F2W1D5	F2W1D4	F2W1D3	F2W1D2	F2W1D1	F2W1D0	R/W	00
F3	CCREG4	-	F2W2D6	F2W2D5	F2W2D4	F2W2D3	F2W2D2	F2W2D1	F2W2D0	R/W	800
F4	CC_CTL		1 -			F2ST	FIST	F2EN	FIEN	R/W	l ‰
F8	HSÖFFL	HSOFF7	HSOFF6	HSOFF5	HSOFF4	HSOFF3	HSOFF2	HSOFF1	HS0FF0	R/W	7E
F9	HSOFFM	•	-		- 1	-		HSOFF9	HSOFF8	R/W	00
FD	GPSDAC			LUMADIS	CHRMDIS		LUMCHKI	CHRCKHI	СМРСКНІ	R/W	38
FE		PROGRESS	BISTO	DIGSH		STSYNCLO		CTRLC 1	CTRLC 0	R/W	00
FF	GPSCTL	FSC4SEL	GENDITH	GENLKEN	NOLOCK	PALIDEN	TSURST	CHRMCLIP	TRSEL	R/W	‰

Table.1 Register map

NOTE * For register HANC, bits 3, 4 and 5 are read only. Bits 1 and 2 are reserved. N/A = not applicable.

Standard	Lines/ field	Field freq. HZ	Number of pixels/line at 27MHz	Horizontal freq. kHz. fн	Subcarrier freq. kHz. fsc	fsc/fн	SC_ADJ register hex	FREQ2-0 registers hex
NTSC (default)	525	59.94	1716	15.734266	3.57954545	(455/2)	XX	87 C1 F1
PAL-B, G, H, I	625	50	1728	15.625000	4.43361875	(1135/4+1/625)	9C	A8 26 2B
PAL-M	525	59.94	1716	15.734266	3.57561189	(909/4)	XX	87 9B C0
PAL-N (Argentina)	625	50	1728	15.625000	3.58205625	(917/4+1/625)	57	87 DA 51

Table.2 Line, field and subcarrier standards and register settings

xx = don't care.

The calculation of the FREQ register value is according to the following formula:-

FREQ = 2^{26} x fsc/fsc/PXCK hex, where PXCK = 27.00MHz

Both NTSC and PAL-M values are rounded UP from the decimal number. PAL-B, D, G, H, I and N (Argentina) are rounded DOWN. The SC_ADJ value is derived from the adjustment needed to be added after 8 fields to ensure accuracy of the Subcarrier frequency. Note the SC_ADJ value of 9C required for PAL-B, D, G, H, I, is different to the default state of the register.

REGISTER DE	TAILS	HANC DFI2-0(read only)	Horizontal Ancillary Data Control Digital Field Identification, 000=Field1
BAR RA7-0	Base register Register address.	ANCTREN	Ancillary timing reference enable. When High use FIELD COUNT from ancillary data stream. When low, data is ignored.
PART ID 2-0 ID17-00	Part number Chip part identification (ID) number.	ANCID AN7-1	Ancillary data ID Ancillary data ID
REV7-0	Revision number Chip revision ID number.	ANO	Parity bit (odd) Only ancillary data in REC 656 data stream with the same ID as this byte will
GCR YCDELAY	Global Control Luma to Chroma delay. High = 37ns luma delay, this may be		be decoded by the VP5511A to produce H and V synchronisation and FIELD COUNT.
	used to compensate for group delay in external filters. Low = normal operation (default).	SC_ADJ SC7-0	Sub Carrier Adjust Sub carrier frequency seed value, see table 2.
RAMPEN	Modulated ramp enable. High = ramp output for differential phase and gain measurements. A 27MHz clock must be applied to PXCK pin. Low = normal operation (default).	FREQ2-0 FR17-00	Sub carrier frequency 24 bit Sub carrier frequency programmed via I ² C bus, see table 2. FREQ2 is the most significant byte (MSB).
VFS1-0	Video format select	SCHPHM-L SCH9-0	Sub carrier phase offset 9 bit Sub carrier phase relative to the
	VFS1 VFS0	. ,	50% point of the leading edge of the horizontal part of composite sync. SCHPHM bit 0 is the MSB. The nominal value is zero. This register is used to compensate for delays external to the
VOCR CLAMPDIS	Video Output Control High = Clamp signal disable Low = normal operation with clamp signal enabled (default).	GPPCTL CTL7-0	VP5511A. General purpose port control Each bit controls port direction Low = output High = input
CHRBW	Chroma bandwidth select. High = ±1·3MHz. Low = ±650kHz (default)	GPPRD RD7-0	General purpose port read data ICO bus read from general purpose port (only INPUTS defined in GPPCTL)
SYNCDIS	High = Sync disable (in composite video signal). COMPSYNC is not affected. Low = normal operation with sync enabled (default).	GPPWR WR7-0	General purpose port write data FC bus write to general purpose port (only OUTPUTS defined in GPPCTL)
BURDIS	High = Chroma burst disable. Low = normal operation, with burst enabled (default).	CCREG1 F1W1D6-0	Closed Caption register 1 Field one (line 21), first data byte
LUMDIS	High = Luma input disable - force black level with synchronisation pulses main-	CCREG2 F1W2D6-0	Closed Caption register 2 Field one (line 21), second data byte
	tained. Low = normal operation, with Luma input enabled (default).	CCREG3 F2W2D6-0	Closed Caption register 3 Field two (line 284), first data byte
CHRDIS	High = Chroma input disable - force monochrome.	CCREG4 F2W2D6-0	Closed Caption register 4 Field two (line 284), second data byte
	Low = normal operation, with Chroma input enabled (default).	CCCTL F1ST	Closed Caption control register Field one (line 21) status High = data has been encoded
PEDEN	High = Pedestal (set-up) enable a 7-5 IRE pedestal on lines 23-262 and 286-525. Valid for NTSC/PAL-M only	S.	Low = new data has been loaded to CCREG1-2

F2ST

Field two (line 284) status

High = data has been encoded

Low = new data has been loaded to

CCREG3-4

F1FN

F2EN

Closed Continue field two f

HSOFFM-L

HS offset

This is a 10 bit number which allows the user to offset the start of digital data input

with reference to the pulse HS.

GPSDAC LUMADIS

HSOFF9-0

DAC test register

1 = Normal operation 0 = Luma DAC input set zero

CHRMDIS

1 = Normal operation

0 = Chroma DAC input set zero

LUMCKHI

1 = Luma DAC clock input set to '1'

CHRCKHI

0 = Normal operation

1 = Chroma DAC clock input set to '1'

GPSCTL FSC4SEL **GPS Control**

When high, REFSO = 4xFSC and GPP bit D6 is forced to become an input for a SCSYNC signal (high = reset), which provides a synchronous phase reset for FSC divider. Low = normal operation with

REFSQ = 1xFSC. (default).

GENDITH

1 = Gen lock dither added.

GENLKEN

High = enable Genlock to REFSQ signal

nput.

Low = internal subcarrier generation

(default).

NOLOCK

Genlock status bit (read only)

Low = Genlocked.

High = cannot lock to REFSQ. This bit is cleared by reading and set again if lock

cannot be attained.

PALIDEN

High = enable external PAL ID phase control and GPP bit D7 is forced to become an input for PAL ID switch signal,

(GPP bit D7 - Low = $+135^{\circ}$,

High = -135°).

Low = normal operation, internal PAL ID

phase switch is used (default).

TSURST

High = chip soft reset. Registers are NOT

reset to default values.

Low = normal operation (default).

CHRMCLIP

High = enable clipping of chroma data when luma goes below black level and is

clipped.

Low = no chroma clipping (default).

TRSEL

High = master mode, GPP bits D0 - 4 are forced to become a video timing port with

VS, HS and FIELD outputs.

Low = slave mode, timing from REC656.

12C BUS CONTROL INTERFACE

I²C bus address

A6	A5	Α4	A3	A2	A 1	AO	R/W
0	0	0	1	1	SA2	SA1	Х

The serial microprocessor interface is via the bidirectional port consisting of a data (SDA) and a clock (SCL) line. It is compatible to the Philips PC bus standard (Jan. 1992 publication number 9398 393 40011). The interface is a slave transmitter - receiver with a sub-address capability. All communication is controlled by the microprocessor. The SCL line is input only. The most significant bit (MSB) is sent first. Data must be stable during SCL high periods.

A bus free state is indicated by both SDA and SCL lines being high. START of transmission is indicated by SDA being pulled low while SCL is high. The end of transmission, referred to as a STOP, is indicated by SDA going from low to high while SCL is high. The STOP state can be omitted if a repeated START is sent after the acknowledge bit. The reading device acknowledges each byte by pulling the SDA line low on the ninth clock pulse, after which the SDA line is released to allow the transmitting device access to the bus.

The device address can be partially programmed by the setting of the pins SA1 and SA2. This allows the device to respond to one of four addresses, providing for system flexibility. The I°C bus address is seven bits long with the last bit indicating read / write for subsequent bytes.

The first data byte sent after the device address, is the sub-address - BAR (base address register). The next byte will be written to the register addressed by BAR and subsequent bytes to the succeeding registers. The BAR maintains its data after a STOP signal.

NTSC/PAL Video Standards

Both NTSC (4-field, 525 lines) and PAL (8-field, 625 lines) video standards are supported by the VP5511A. All raster synchronisation, colour sub-carrier and burst characteristics are adapted to the standard selected. The VP5511A generates outputs which follow the requirements of SMPTE 170M and CCIR 624 for PAL signals.

The device supports the following:

NTSC.

PAL B, D, G, H, I, N (Argentina) and M.

Video Blanking

The VP5511A automatically performs standard composite video blanking. Lines 1-9, 264-272 inclusive, as well as the last half of line 263 are blanked in NTSC mode. In

PAL mode, lines 1-5, 311-318, 624-625 inclusive, as well as the last half of line 623 are blanked.

The V bit within REC656 defines the video blanking when TRSEL (bit 0 of GPSCTL register) is set low. When in MASTER mode with TRSEL set high the video encoder is still enabled. Therefore if these lines are required to be blank they must have no video signal input.

Interpolator

The luminance and chrominance data are separately passed through interpolating filters to produce output sampling rates double that of the incoming pixel rate. This reduces the sinx/x distortion that is inherent in the digital to analog converters and also simplifies the analog reconstruction filter requirements.

Digital to Analog Converters

The VP5511A contained three 9 bit digital to analog converters which produce the analog video signals. The DACs use a current steering architecture in which bit currents are routed to one of two outputs; thus the DAC has true and complementary outputs. The use of identical current sources and current steering their outputs means that monotonicity is guaranteed. An on-chip voltage reference of 1.0V (typ.) provides the necessary biasing. However, the VP5511A may be used in applications where an external 1V reference is provided on the VREF pin, to adjust the video levels. In this case, the external reference should be temperature compensated and provide a low impedance output.

The full-scale output currents of the DACs is set by external 730 Ω resistor between the DACGAIN and VSS pins. An on-chip loop amplifier stabilises the full-scale output current against temperature and power supply variations.

The analog outputs of the VP5511A are capable of directly driving doubly terminated 75Ω load then the DACGAIN resistor is simply doubled.

Luminance, Chrominance and Composite Video Outputs

The Luminance video output (LUMAOUT pin 54) drives a 37.5 Ω load at 1.0V, synctip to peak white. It contains only the luminance content of the image plus the composite sync pulses. In the NTSC mode, a set-up level offset can be added during the active video portion of the raster.

The Chrominance video output (CHROMAOUT pin 58) drives a 37.5 Ω load at levels proportional in amplitude to the luma output (40 IRE pk-pk burst). This output has a fixed offset current which will produce approximately a 0.5V DC bias across the 37.5 Ω load. Burst is injected with the appropriate timing relative to the luma signal.

The composite video output (COMPOUT pin 56) will also drive a 37.5Ω loas at 1.0V, sync tip to peak white. It contains both the luminance and chrominance content of the signal plus the composite sync pulses.

Output sinx/x compensation filters are required on all video output, as shown in the typical application diagram, see figs. 8 & 9.

Video Timing - Slave sync mode

The VP5511A has an internal timing generator which produces video timing signals appropriate to the mode of operation. In the default (power up) slave mode, all timing signals are derived from the input clock, PXCK, which must be derived from a crystal controlled oscillator. Input pixel data is

latched on the rising edge of the PXCK clock.

The video timing generator produces the internal blanking and burst gate pulses, together with the composite sync output signal, using timing data (TRS codes) from the Ancillary data stream in the REC656 input signal, (when TRSEL (bit 0 of GPSCTL register) is set low).

Video Timing - Master sync mode

When TRSEL (bit 0 of GRSCTL register) is set high, the VP5511A operates in a MASTER sync mode, all REC656 timing reference codes are ignored and GPP bits D0 - 4 become a video timing port with VS, HS and FIELD outputs. The PXCK signal is, however, still used to generate all internal clocks. When TRSEL is set high, the direction setting of bits 4 - 0 of the GPPCTL register is ignored.

VS is the start of the field sync datum in the middle of the equalisation pulses. HS is the line sync which is used by the preceding MPEG2 decoder to define when to output digital video data to the VP5511A. The position of the falling edge of HS relative to the first data Cb0, can be programmed in HSOFFM-L registers, see fig. 4.

HS offset

The position of the falling edge of HS relative to the first data Cb0, can be programmed in HSOFFM-L registers, see figure 4, this is called the pipeline delay and may need adjusting for a particular application. This is done by programming a 10 bit number called HSOFF into the HSOFFM and HSOFFL registers, HSOFFM being the most significant two bits and HSOFFL the least significant eight bits. A default value of 07EH is held in the registers.

The value to program into HSOFF can be looked up in tables 3.84

Ncк	HSOFF	Comment
0 to 120	126 to 6	HS normal (64 cks)
121 to 138	863 to 801	HS pulse shortened*
184 to 857	800 to 127	HS normal (64 cks)

Table.3 for NTSC and PAL-M

Мск	HSOFF	Comment		
0 to 131	137 to 6	HS normal (64 cks)		
132 to 194	869 to 807	HS pulse shortened*		
195 to 863	806 to 138	HS normal (64 cks)		

Table.4 for PAL-B, D, G, H, I, N

where Nck = number of 13.5MHz clock cycles between the falling edge of HS and Cb0 (first data I/P on PD7-0) see fig. 4. Decreasing HSOFF advances the HS pulse (numbers are in decimal).

*HS pulse shortened means that the width of the pulse will be less than the normal 64 13.5MHz clock cycles.

The interruption in the sequence of values is because the HS signal is jumping across a line boundary to the previous line as the offset is increased. The register default value is 7EH and this sets Nck to 0, ie. the HS negative edge and Cb0 are coincident in NTSC mode.

Genlock using REFSQ input

The VP5511A can be Genlocked to another video source by setting GENLKEN high (in GPSCTL register) and feeding a phase coherent sub carrier frequency signal into REFSQ. Under normal circumstances, REFSQ will be the same frequency as the sub carrier. But by setting FSC4SEL high (in GPSCTL register), a 4 x sub carrier frequency signal may be input to REFSQ. In this case, the Genlock circuit can be reset to the required phase of REFSQ, by supplying a pulse to SCSYNC (pin 9). The frequency of SCSYNC can be at sub carrier frequency, but once per line, or once per field could be adequate, depending on the application. When GENLKEN is set high, the direction setting of bit 6 in the GPPCTL register is igonred.

PALID Input

When in Genlock mode with GENLKEN set high (in GPSCTL register), the VP5511A requires a PAL phase identification signal, to define the correct phase on every line. This is supplied to PALID input (pin 10), High = -135° and low = +135°. The signal is asynchronous and should be changed before the sub carrier burst signal. PALID input is enabled by setting PALIDEN high (in GPSCTL register). When GENLKEN is high, the direction setting of bit 7 of the GPPCTL register is ignored

Master Reset

The VP5511A must be initialised with the RESET pin 34. This is an asynchronous active low signal and must be active for a minimum of 200ns in order for the VP5511A to be reset. The device resets to line 64, start of horizontal sync (i.e. line blanking active). There is no on-chip power on reset circuitry.

Line 21 coding

Two bytes of data are coded on the line 21 of each field, see figure 7. In the NTSC Closed Caption service, the default state is to code on line 21 of field one only. An additional service can also be provided using line 21 (284) of the second field. The data is coded as NRZ with odd parity, after a clock run-in and framing code. The clock run-in frequency = 0.5034965MHz which is related to the nominal line period, D = H / 32.

$D = 63.5555556 / 32 \mu s$

Two data bytes per field are loaded via I2C bus registers CCREG1-4. Each field can be independently enabled by programming the enable bits in the control register (CC_CTL). The data is cleared to zero in the Closed Caption shift registers after it has been encoded by the VP5511A. A software read of the field count in register HANC should be made to ensure it has incremented by 2 before sending the next pair of data bytes. Otherwise, the existing Closed Caption data output could be overwritten. If a transmission slot is missed it (ie. no data received) the encoder will send Null characters. Null characters are invisible to a closed caption reciever. The MSB (bit 7) is the parity bit and is automatically added by the encoder.




Fig.4 REC 656 interface with HS output timing




Fig.5 REFSQ and SC_SYNC input timing




Fig.6 PAL_ID input timing

TIMING INFORMATION

Parameters	Conditions	Symbol	Min.	Тур.	Max.	Units
Master clock frequency (PXCK input)		fехск	+	27.0	IIIGA.	MHz
PXCX pulse width, HIGH		TPWH; PXCK	10	-/.0		
PXCX pulse width, LOW	į.	tpwl; pxck	14.5	l		ns
PXCX rise time	10% to 90% points	tre tre	14.5	l		ns
PXCX fall time	90% to 10% points	1		İ	TBD	ns
PD7-0 set up time		tFP	1	ŀ	TBD	ns
PD7-0 hold time		tsu:PD	10	Ì		ns
SC_SYNC set up time		tho;PD	5			ns
SC_SYNC hold time		tsu;sc_sync	10			กร
_		tho;sc_sync	0			ns
PAL_ID set up time		tsu;pal_id	10			ns
PAL_ID hold time		tho;pal_id	0			ns
PAL_ID duration		tour;pal_id	9		i	PXCX
						periods
Output delay	PXCK to COMPSYNC	toos			25	ns
	PXCK to CLAMP					

Note: Timing reference points are at the 50% level. Digital CLOAD <40pF.





Fig.7 Closed Capation format

Interval	Description	Encoder minimum	Encoder nominal	Encoder maximum
Α	H-sync to clock run-in	10.250μs	10.500µs	10.750μs
В	Clock run-in ^{2,3}		6.5D (12.910µs)	
C	Clock run-in to third start bit 3		2.0D (3.972μs)	
D	Data bit 1,3		1.0D (1.986µs)	
E	Data characters 4		16.0D (31.778μs)	
Н	Horizontal line 1		32.0D (63.556)	
••	Rise / fall time of data bit transitions 5		0.240µs	0.288µs
	Data bit high (logic level one) 6 Clock run-in maximum	48 IRE	50 IRE	52 IRE
	Data bit low (logic level zero) 6 Clock run-in minimum	0 IRE	0 IRE	2 IRE
	Data bit differential (high - low) Clock run-in differential (max min)	48 IRE	50 IRE	52 IRE

Table. 5 Closed Caption data timing. (source EIA R - 4.3 Sept 16 1992)

Notes

- The Horizontal line frequency f_H is nominally 15734.26Hz ±0.05Hz. Interval D shall be adjusted to D = 1/(f_H x 32) for the instantaneous f_H at line 21.
- The clock run-in signal consists of 7.0 cycles of a 0.5034965MHz (1/D) sine wave when measured from the leading to trailing 0 IRE points. The sine wave is to be symmetrical about the 25 IRE level.
- The negative going midpoints (half amplitude) of the clock run-in shall be coherent with the midpoints (half amplitude) of the Start and Data bit transitions.
- Two characters, each consisting of 7 data bits and 1 odd parity bit.
- 5. 2 T Bar, measured between the 10% and 90% amplitude points.
- The clock run-in maximum level shall not differ from the data bit high level by more than ±1 IRE. The clock run-in minimum level shall not differ from the data bit low level by more than ± 1 IRE.






Fig.9 Output reconstruction filter