FBET Hybrid IC

SANYO

No. 3529

VPA15

Video Pack, Video Output Amplifler for High-resolution CRT Displays

OVERVIEW

The VPA15 is a composite, single-channel, video output amplifier IC for high-resolution monochrome or RGB CRT displays. It is fabricated using hybrid technology and incorporates high-precision FBET and LSBT transistors to provide high output voltages over a wide bandwidth with minimal external components. The single-in-line, metal package reduces EMI and simplifies circuit board design.


The VPA15 is ideally suited to high-resolution monitors which use a 70 to 90 kHz line frequency. Applications include high-end desk-top publishing monitors, medical monitors and other high-resolution graphics applications. The VPA18 three-channel amplifier is recommended for RGB applications.

The VPA15 operates from an 70 V supply (typ) and is available in 9-pin SIPs.

FEATURES

- Up to 40 V_{PP} output
- High-precision FBET and LSBT transistors
- 150 MHz bandwidth
- Low external component count
- Metal case reduces EMI.
- Single-in-line package simplifies circuit board design
- Up to 90 V supply and 15 V bias
- 9-pin SIP


PINOUT



PACKAGE DIMENSIONS


Unit mm

2060



Specifications and information herein are subject to change without notice.

INTERNAL CIRCUIT



PIN DESCRIPTION

Number	Name	Description
1	VBB	Bias voltage
2, 5, 6, 7	GND	Ground posting Minist
3	EP	Externo, begaind inhas
4	IN ,	input
8	OUT	Output
9	vcc 🏄	Supply voltage

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Supply voltage	V _{CC} max	90	V	
Bias voltage	V ₈₈ max	15	V	
	Po	3.5 (T _e = 25 deg. C)	w	
Power dissipation		20 (T _c = 25 deg. C)	<u> </u>	
Junction temperature	T _j	150	deg. C	
Operating temperature	Topp	85	deg. C	
Storage temperature range	Telg	-20 to 110	deg. C	

Recommended Operating Conditions

 $T_a = 25 \text{ deg. } C$


Parameter	Symbol	Condition		Unit	
			min	typ	7 2011
Supply voltage	Vcc	V _{out} = 30 V _{p-b} , V _{in} (DC) = 2.8 V	-	70//	V
Bias voltage	Vee		_	/10/	N. W.
Supply voltage	Voc	V _{out} = 40 V _{p·p} , V _m (DC) = 3.1 V	-	80	/ y/
Bias voltage	V _{BB}		- /	10 -	//v

Electrical Characteristics

 $T_{\bullet} = 25$ deg. C


Parameter	Symbol	Condition	neb T	Rating typ	/ max	Unit
	6 / 2 db	Vout = 30 Vp-p. VCC = 70 V, VBB = 10 V, Vin(DC) = 2.8 V	4	150	.	- MHz
Frequency bandwidth	f _e (–3 dB)	Vout = 40 Vp.p. Vcc = 80 V VeB = 10 VVVIN(DC) = 8.1 V	- /	150	. 1	
Voltage gain	Gy		12	14	16	
	ICC of the state o	1 = 10 MHz, V _{CC} = 70 V, V ₆₈ = 10 V	See a second	72	•	mA
Current concumption		1 = 150 MHz, Voc = 70 V, Vos = 10 V	-	102	-	
Current consumption		f = 10 MHz, V _{CC} = 80 V, V _{BB} = 10 V	_	84	<u>.</u>	
			-	128	-	

Measurement Circuit,




Typical Performance Characteristics


Output voltage vs. frequency



Supply current vs. frequency




Output voltage vs. DC Input voltage




HEATSINK DESIGN

The transistor junction temperature should be kept below 150 deg. C. To achieve this, heatsinks should be designed to keep the case temperature below 90 deg. C. Note that the quantity of heat dissipated is proportional to the operating frequency. Thermal calculations should be carried out using the thermal dissipation specified at the maximum operating frequency of 150 MHz. Transistor TR2 generates the most heat-24% of the total dissipation-and is used in the following heatsink design calculations.

Supply current vs. Input voltage



Power dissipation vs. ambient temperature



The transistor junction temperature, T_i, is calculated using the following equation.

$$T_j = (\theta_{j-c} \times P_c) + \Delta T_c + T_a \text{ (deg. C)}$$

where the symbols are defined as follows.

- $\theta_{j\cdot c}$ Junction-to-case thermal resistance P, Collector loss of the transistor
- ΔT_c Case temperature rise T. Ambient temperature
- θ_{h} Heatsink thermal resistance

The junction-to-case thermal resistance, $\theta_{j\cdot\epsilon}$, is 30 deg. C/W, for transistor TR1 and 20 deg. C/W for transistors TR2 to TR4.

The collector loss, P_c, of each transistor is calculated using the following equation.

The heat dissipation ratio for TR2 is 0.24.

The case temperature rise is calculated using the following equation.

$$\Delta T_c = P_D \times \theta_b$$

Power dissipation vs. signal frequency is shown in figure 1, and collector loss vs. frequency, in figure 2.




Figure 1. Power dissipation vs. signal frequency




Figure 2. Collector loss vs. signal frequency

PRECAUTIONS

- Pins should not be short-circuited while power is applied.
- Correct heatsinking should be used to keep the case temperature below 90 deg. C.
- Note that the case is connected to ground.
- The recommended mounting torque is 4 to 6 kg/cm.

Sample Calculations

Example 1

This calculation uses the following conditions.

- Signal frequency = 150 MHz
- $V_{cc} = 80 \text{ V}$
- $V_{BB} = 10 \text{ V}$
- $V_{out} = 40 V_{p-p}$
- $C_L = 10 \text{ pF}$
- T₁ = 60 deg. Q⁶

TR2 collector less

Pc = PD × heat dissipation ratio

- = 10.2 × 0.24
- = 2.45 W

PD is read from figure 1.

Case temperature rise

$$T_j = (\theta_{j-c} \times P_c) + \Delta T_c + T_a$$

$$\Delta T_{c} = T_{i} - T_{e} - (\theta_{i-c} \times P_{c})$$

Heataink thermal resistance

Heatsink thermal resistance should be less than 4.0 deg. C/W.

Example 2

The conditions are identical to those in example 1 except for the following.

- $V_{cc} = 70 \text{ V}$
- $V_{out} = 30 V_{p \cdot p}$

The thermal resistance of the heatsink, θ_h , is calculated to be 7.7 deg. C/W by using the steps given in example 1. However, the heatsink should have a thermal resistance less than this value.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.