



May 1998

74LVQ14

Low Voltage Hex Inverter with Schmitt Trigger Input

General Description

The LVQ14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.


The LVQ14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

Ordering Code:

Order Number	Package Number	Package Description
74LVQ14SC	M14A	14-Lead (0.150" Wide) Molded Small Outline Integrated Circuit, SOIC JEDEC
74LVQ14SJ	M14D	14-Lead Small Outline Package, SOIC EIAJ

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol




Pin Descriptions

Pin Names	Description
I _n	Inputs
O _n	Outputs

Features

- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into 75Ω

Connection Diagram



Truth Table

Input	Output
I	\bar{O}
L	H
H	L

H = High Voltage Level
L = Low Voltage Level

74LVQ14 Low Voltage Hex Inverter with Schmitt Trigger Input

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current (I_{CC} or I_{GND})	±200 mA
Storage Temperature (T_{STG})	-65°C to +150°C
DC Latch-Up Source or Sink Current	±100 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})	LVQ	2.0V to 3.6V
Input Voltage (V_I)	0V to V_{CC}	
Output Voltage (V_O)	0V to V_{CC}	
Operating Temperature (T_A)	-40°C to +85°C	
Minimum Input Edge Rate ($\Delta V/\Delta t$)		
V_{IN} from 0.8V to 2.0V		
$V_{CC} @ 3.0V$		125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		Guaranteed Limits	Units	Conditions
			Typ				
V_{OH}	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	V	$I_{OUT} = -50 \mu A$
		3.0		2.58	2.48	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3) $I_{OH} = -12 mA$
V_{OL}	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		3.0		0.36	0.44	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3) $I_{OL} = 12 mA$
I_{IN}	Maximum Input Leakage Current	3.6		±0.1	±1.0	μA	$V_I = V_{CC}$, GND
V_{t+}	Maximum Positive Threshold	3.0		2.2	2.2	V	$T_A = \text{Worst Case}$
V_{t-}	Minimum Negative Threshold	3.0		0.5	0.5	V	$T_A = \text{Worst Case}$
$V_{h(max)}$	Maximum Hysteresis	3.0		1.2	1.2	V	$T_A = \text{Worst Case}$
$V_{h(min)}$	Minimum Hysteresis	3.0		0.3	0.3	V	$T_A = \text{Worst Case}$
I_{OLD}	Minimum Dynamic (Note 4) Output Current	3.6			36	mA	$V_{OLD} = 0.8V \text{ Max (Note 5)}$
		3.6			-25	mA	$V_{OHD} = 2.0V \text{ Min (Note 5)}$
I_{CC}	Maximum Quiescent Supply Current	3.6		2.0	20.0	μA	$V_{IN} = V_{CC}$ or GND
V_{OLP}	Quiet Output Maximum Dynamic V_{OL}	3.3	0.9	1.1		V	(Notes 6, 7)
V_{OLV}	Quiet Output Minimum Dynamic V_{OL}	3.3	-0.8	-1.1		V	(Notes 6, 7)
V_{IHD}	Maximum High Level Dynamic Input Voltage	3.3	1.9	2.0		V	(Notes 6, 8)
V_{ILD}	Maximum Low Level Dynamic Input Voltage	3.3	1.3	2.0		V	(Notes 6, 8)

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics


Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$		Units
			Min	Typ	Max	Min	Max	
t_{PLH}	Propagation Delay	2.7 3.3 ± 0.3	1.5 1.5	11.4 9.5	19.0 13.5	1.5 1.5	21.0 15.0	ns
t_{PHL}	Propagation Delay	2.7 3.3 ± 0.3	1.5 1.5	9.0 7.5	16.2 11.5	1.5 1.5	19.0 13.0	ns
t_{OSHL} , t_{OSLH}	Output to Output Skew (Note 9) Data to Output	2.7 3.3 ± 0.3		1.0 1.0	1.5 1.5		1.5 1.5	ns

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.


Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{Open}$
C_{PD} (Note 10)	Power Dissipation Capacitance	20	pF	$V_{CC} = 3.3V$

Note 10: C_{PD} is measured at 10 MHz.




Physical Dimensions inches (millimeters) unless otherwise noted



14-Lead (0.150" Wide) Molded Small Outline Integrated Circuit, SOIC JEDEC
Package Number M14A

74LVQ14 Low Voltage Hex Inverter with Schmitt Trigger Input

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 Fax: 972-910-8036	Fairchild Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com	Fairchild Semiconductor Hong Kong Ltd. 8/F Room 808 Empire Centre 68 Mody Road, Tsimshatsui East Kowloon, Hong Kong Tel: 852-2722-8338 Fax: 852-2722-8383	Fairchild Semiconductor Japan Ltd. 4F, Natsume Bl, 2-18-6 Yushima, Bunkyo-ku, Tokyo 113-0034, Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8450
---	---	---	---