

June 2000 Revised August 2001

74LVTH162374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs and 25Ω Series Resistors in the Outputs

General Description

The LVTH162374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable $(\overline{\text{OE}})$ are common to each byte and can be shorted together for full 16-bit operation.

The LVTH162374 is designed with equivalent 25Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162374 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These flip-flops are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH162374 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Power Down high impedance provides glitch-free bus loading
- Outputs include equivalent series resistance of 25Ω to make external termination resistors unnecessary and reduce overshoot and undershoot
- Functionally compatible with the 74 series 16374
- Latch-up performance exceeds 500 mA
- ESD performance:

Human-body model > 2000V

Machine model > 200V

Charged-device model > 1000V


Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Ordering Code:

Order Number	Package Number	Package Description
74LVTH162374GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74LVTH162374MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TUBES]
74LVTH162374MEX	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74LVTH162374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74LVTH162374MTX	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: BGA package available in Tape and Reel only.

Logic Symbol




Connection Diagrams

Pin Assignments for SSOP and TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
OE n	Output Enable Input (Active LOW)
CP _n	Clock Pulse Input
I ₀ -I ₁₅ O ₀ -O ₁₅ NC	Inputs
O ₀ -O ₁₅	3-STATE Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	CP ₁	NC	I ₀
В	02	O ₁	NC	NC	I ₁	I ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	O ₆	O ₅	GND	GND	l ₅	I ₆
E	Ο ₈	07	GND	GND	l ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	OE ₂	CP ₂	NC	I ₁₅

Truth Tables

	Inputs		Outputs
CP ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
	L	Н	Н
~	L	L	L
L	L	X	O _o
Х	Н	Χ	Z

	Outputs		
CP ₂	OE ₂	I ₈ -I ₁₅	O ₈ -O ₁₅
	L	Н	Н
~	L	L	L
L	L	X	O _o
X	Н	Χ	Z


L = HIGH Voltage Level L = LOW Voltage Level


Z = IMIGH Impedance
O_o = Previous O_o before HIGH-to-LOW of CP

Functional Description

The LVTH162374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE}_n input does not affect the state of the flip-flops.

Logic Diagrams





Please note that these diagrams are provided for the understanding of logic operation and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		−0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA	
		128	V _O > V _{CC} Output at LOW State	- mA	
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
V _I	Input Voltage	0	5.5	V
Гон	HIGH Level Output Current		-12	mA
I _{OL}	LOW Level Output Current		12	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: Io Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Parameter		V _{CC}	T _A = -40°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		C to +85°C	Units	Conditions
Symbol	Parameter		(V)	Min	Max	Units	Conditions				
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA				
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1 V$ or				
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$				
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2		V	$I_{OH} = -100 \mu A$				
			3.0	2.0		V	I _{OH} = -12 mA				
V _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA				
			3.0		0.8	V	I _{OL} = 12 mA				
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75		^	V _I = 0.8V				
				-75		μΑ	V _I = 2.0V				
I _{I(OD)}	Bushold Input Over-Drive		3.0	500		μА	(Note 4)				
	Current to Change State	o Change State		-500		μΛ	(Note 5)				
I _I	Input Current		3.6		10		V _I = 5.5V				
		Control Pins	3.6		±1	μА	$V_I = 0V$ or V_{CC}				
		Data Pins	3.6		- 5	μА	$V_I = 0V$				
	J.	Dala FIIIS	3.0		1		$V_I = V_{CC}$				
I _{OFF}	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$				
I _{PU/PD}	Power Up/Down 3-STATE		0-1.5V		±100	^	V _O = 0.5V to 3.0V				
	Output Current		0-1.50		±100	μΑ	$V_I = GND \text{ or } V_{CC}$				
I _{OZL}	3-STATE Output Leakage Current		3.6		− 5	μΑ	V _O = 0.5V				
I _{OZH}	3-STATE Output Leakage Current		3.6		5	μΑ	V _O = 3.0V				
I _{OZH} +	3-STATE Output Leakage Current		3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$				
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH				
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW				
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled				

DC Electrical Characteristics (Continued)

Symbol	Parameter	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol	Faiametei	(V)	Min	Max	Units	Conditions	
I _{CCZ} +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,	
						Outputs Disabled	
ΔI_{CC}	Increase in Power Supply Current	3.6		0.2	mA	One Input at V _{CC} – 0.6V	
	(Note 6)					Other Inputs at V _{CC} or GND	

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 7)

Symbol	Parameter	V _{CC}	T _A = 25°C		Units	Conditions		
Symbol	Farameter	(V) Min		Тур	Max	Units	$C_L = 50$ pF, $R_L = 500\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 8)	
V _{OLV}	Quiet Output Minimum Dynamic VOL	3.3		-0.8		V	(Note 8)	

Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

		T _A = -40	$T_A = -40$ °C to +85°C, $C_L = 50$ pF, $R_L = 500\Omega$					
Symbol	Parameter	V _{CC} = 3.	.3V ± 0.3V	V _{CC} = 2.7V		Units		
		Min	Max	Min	Max	Ī		
f _{MAX}	Maximum Clock Frequency	160		150		MHz		
t _{PHL}	Propagation Delay	2.0	5.1	2.0	5.3	ns		
t _{PLH}	CP to O _n	1.6	5.3	1.6	6.2	115		
t _{PZL}	Output Enable Time	1.8	5.0	1.8	6.0	ns		
t _{PZH}		1.2	5.6	1.2	6.9	ns		
t _{PLZ}	Output Disable Time	1.9	5.0	1.9	5.1	ns		
t _{PHZ}		2.0	5.4	2.0	5.7	115		
t _S	Setup Time	1.8		2.0		ns		
t _H	Hold Time	0.8		0.1		ns		
t _W	Pulse Width	3.0		3.0		ns		
toshl	Output to Output Skew (Note 9)		1.0		1.0	ns		
t _{OSLH}			1.0		1.0	115		


Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

Physical Dimensions inches (millimeters) unless otherwise noted







NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A (Preliminary)





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com