
查询SN54LVTH574供应商

<u>捷多邦,专业PCB打S和54LV不H574</u> 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS688D - MAY 1997 - REVISED APRIL 1999



provide a TTL interface to a 5-V system environment. The eight flip-flops of the 'LVTH574 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS688D – MAY 1997 – REVISED APRIL 1999

description (continued)


These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH574 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH574 is characterized for operation from -40° C to 85° C.

	(each flip-flop)									
	OUTPUT									
OE	CLK	D	Q							
L	\uparrow	Н	Н							
L	\uparrow	L	L							
L	H or L	Х	Q ₀							
н	Х	Х	Z							


FUNCTION TABLE

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



SCBS688D - MAY 1997 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVTH574	
SN74LVTH574	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH574	
	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DB package	
	128°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

							UNIT
		MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current		-24		-32	mA	
IOL	Low-level output current			48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
Тд	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCB5688D – MAY 1997 – REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	DAMETED	TERTO	SN	54LVTH	574	SN								
PA	RAMETER	TEST CONDITIONS			TYP [†]	MAX	MIN	TYP [†]	MAX	UNI				
VIK		V _{CC} = 2.7 V,			-1.2			-1.2	V					
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0.	2		V _{CC} -0.	2						
		V _{CC} = 2.7 V,	IOH = -8 mA	2.4			2.4							
Vон		N 0.1	I _{OH} = -24 mA	2						V				
		V _{CC} = 3 V	I _{OH} = -32 mA				2							
			I _{OL} = 100 μA			0.2			0.2					
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5					
V			I _{OL} = 16 mA			0.4			0.4	V				
VOL			I _{OL} = 32 mA			0.5			0.5	v				
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55								
			I _{OL} = 64 mA						0.55	55				
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10)				
1.	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1	μΑ				
łı	Data inputs	V _{CC} = 3.6 V	$V_{I} = V_{CC}$			1			1	μΑ				
			$V_{I} = 0$			-5			-5					
loff		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V						±100	μA				
	Data inputs	V _{CC} = 3 V	V _I = 0.8 V	75			75			μΑ				
l(hold)			V _I = 2 V	-75			-75							
		V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						±500					
Iozh		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μA				
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μA				
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA				
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA				
ICC		V _{CC} = 3.6 V,	Outputs high			0.19			0.19					
		$I_{O} = 0,$	Outputs low			5	5		5	m/				
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19					
∆I _{CC} §		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				0.2			0.2	mA				
Ci		VI = 3 V or 0			3			3		pF				
Co		V _O = 3 V or 0			7			7		pF				

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡]This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS688D - MAY 1997 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				/TH574		SN74LVTH574				
			V _{CC} = 3.3 V ± 0.3 V V _{CC} = 2.7		2.7 V	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		150		150		150		150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK [↑]	2		2.4		2		2.4		ns
th	Hold time, data after CLK^\uparrow	0.9		0.9		0.3		0		ns


switching characteristics over recommended free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTH574				SN74LVTH574					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
fmax			150		150		150			150		MHz
^t PLH	CLK	Q	1.7	4.9		5.9	1.8	3	4.5		5.3	ns
^t PHL		9	1.7	4.9		5.5	1.8	3	4.5		5.3	115
^t PZH	OE	Q	1.4	5.1		6.5	1.5	3.2	4.8		5.9	ns
^t PZL	ÛE	ý	1.4	5.1		6.1	1.5	3.5	4.8		5.9	115
^t PHZ	ŌĒ	Q	1	5.9		6.4	2	3.5	4.8		5.1	ns
^t PLZ		ý	0.8	4.8		5.3	2	3.2	4.4		4.4	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.




SCBS688D – MAY 1997 – REVISED APRIL 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated