# 捷多邦,**SM54世VF用**ff62240对**SM74**位VTH162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS685E - MARCH 1997 - REVISED APRIL 1999

- Members of the Texas Instruments
   Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pin Configuration
   Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162240 . . . WD PACKAGE SN74LVTH162240 . . . DGG OR DL PACKAGE (TOP VIEW)

		_	
10E	1	48	2OE
1Y1	2	47	1A1
1Y2	3	46	1A2
GND [	4	45	GND
1Y3 [	5	44	1A3
1Y4 [	6	43	1A4
V <sub>CC</sub> [	7	42	$V_{CC}$
2Y1 [	8	41	2A1
2Y2 [	9	40	2A2
GND [	10	39	GND
2Y3 [	11	38	2A3
2Y4 [	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND [	15	34	GND
3Y3 [	16	33	3A3
3Y4 [	17	32	3A4
V <sub>CC</sub> [	18	31	$V_{CC}$
4Y1 [	19	30	4A1
4Y2 [	20	29	4A2
GND [	1	28	GND
4Y3 [	22	27	4A3
4Y4 [	23		4A4
40E	24	25	3OE

### description

The 'LVTH162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable (OE) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



# SN54LVTH162240, SN74LVTH162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS685E - MARCH 1997 - REVISED APRIL 1999

### description (continued)

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


The SN54LVTH162240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH162240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
н	X	Z

SCBS685E - MARCH 1997 - REVISED APRIL 1999

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





# SN54LVTH162240, SN74LVTH162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS685E - MARCH 1997 - REVISED APRIL 1999

### logic diagram (positive logic)







# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO	30 mA
Current into any output in the high state, IO (see Note 2)	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

    3. The package thermal impedance is calculated in accordance with JESD 51.



SCBS685E - MARCH 1997 - REVISED APRIL 1999

### recommended operating conditions (see Note 4)

		SN54LVTH	162240	SN74LVTH	UNIT		
			MIN	MAX	MIN	MAX	UNII
Vcc	C Supply voltage				2.7	3.6	V
VIH	High-level input voltage	2	, S	2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	5	5.5		5.5	V	
loh	High-level output current			-12		-12	mA
loL	Low-level output current		320	12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	00	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature			125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			LVTH16	2240	SN74	UNIT				
PAI	RAMETER	l lesi c	MIN	TYP <sup>†</sup>	MAX	MIN TYPT MAX			UNII			
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V		
Vон		V <sub>CC</sub> = 3 V,	$I_{OH} = -12 \text{ mA}$	2			2			V		
VOL		V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.8			0.8	V		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10			
۱.,	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	μΑ		
1	Data innuta	V <sub>CC</sub> = 3.6 V	VI = VCC			1			1			
	Data inputs	vCC = 3.0 v	V <sub>I</sub> = 0			<b>-</b> 5			<del>-</del> 5			
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ		
	Data inputs	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75	75							
luu - t-n			V <sub>I</sub> = 2 V	-75	-75					μА		
II(hold)		V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$		CYD				500 -750	μΛ		
lozh	•	$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V	5	3	5			5	μΑ		
lozL		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V	P. P.		<b>-</b> 5			<b>-</b> 5	μΑ		
l <sub>OZPU</sub>		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	$.5 \text{ V}, \text{ V}_{\text{O}} = 0.5 \text{ V} \text{ to 3 V},$ are		±100*		±10		±100	μΑ		
IOZPD	$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, V_{O} = 0$ ZPD $\frac{V_{CC}}{OE} = 400 \text{ r} \text{ t care}$		= 0.5 V to 3 V,			±100*			±100	μΑ		
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19			
Icc		$I_{O} = 0$ ,	Outputs low	5					mA			
		$V_I = V_{CC}$ or GND	Outputs disabled	0.19			0.19					
ΔICC§		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF		
Co		V <sub>O</sub> = 3 V or 0	V <sub>O</sub> = 3 V or 0		9			9		pF		

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

# SN54LVTH162240, SN74LVTH162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS685E - MARCH 1997 - REVISED APRIL 1999


## switching characteristics over recommended operating free-air temperature range, $C_L = 50 pF$ (unless otherwise noted) (see Figure 1)

			S	N54LVT	H162240	)		SN74	LVTH16	2240		
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
tPLH	А	~	1	4.2	2	5	1	2.5	4		4.6	ns
t <sub>PHL</sub>	1 ^	•	1	4.2	Y	5	1	2.9	4		4.6	115
<sup>t</sup> PZH	ŌĒ	~	1	5	J'y	5.5	1	2.8	4.8		5.7	20
t <sub>PZL</sub>		ī	1	4.9	٧,	5.1	1	2.8	4.7		4.9	ns
<sup>t</sup> PHZ	ŌĒ	~	1.9	4.9		5.4	2	3.5	4.7		5.2	ns
t <sub>PLZ</sub>	OE .	1	1.9	4.7		4.8	2	3.4	4.5		4.5	115
tsk(o)				Ph		·			0.5		0.5	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

SCBS685E - MARCH 1997 - REVISED APRIL 1999

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 2.5$  ns.  $t_{f} \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated