查询SN54LVTH162373供应商

捷多邦, SN54世V年出介62373时S博74步VTH162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261J - JULY 1993 - REVISED APRIL 1999

- Members of the Texas Instruments Widebus[™] Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low Static-Power** Dissipation
- **Output Ports Have Equivalent 22-** Ω Series **Resistors, So No External Resistors Are** Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With $3.3 - V V_{CC}$
- Support Unregulated Battery Operation . Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C
- Ioff and Power-Up 3-State Support Hot Insertion
- **Bus Hold on Data Inputs Eliminates the** Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB . Layout
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'LVTH162373 devices are16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus is a trademark of Texas Instruments Incorporated



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH162373 WD PACKAGE
SN74LVTH162373 DGG OR DL PACKAGE
(TOP VIEW)

10E	1	48	3	1LE	
1Q1 [2	47	7	1D1	
1Q2 [3	46	5	1D2	
GND [4	45	50	GND	
1Q3 [5	44	۱þ	1D3	
1Q4 [6	43	зD	1D4	
V _{CC}	7	42		V _{CC}	
1Q5 [0	41		1D5	
1Q6 [40		1D6	
GND [10	39	۶Ľ	GND	
1Q7 [11	38	3	1D7	
1Q8	12	37	E	1D8	
2Q1	13	36	۶Į	2D1	
2Q2	14	35	۲Ľ	2D2	
GND [15	34		GND	
2Q3 [16	33	зĮ	2D3	
2Q4 [17	32	٤Ľ	2D4	
Vcc	18	31	_	V _{CC}	
2Q5 [19	30	þ	2D5	
2Q6 [20	29		2D6	
GND [21	28	۶Ľ	GND	
2Q7 [22	27	2	2D7	
2Q8	23	26	³	2D8	
20E [24	25	۶þ	2LE	
1000	w.	10.44	-		

SCBS261J – JULY 1993 – REVISED APRIL 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162373 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH162373 is characterized for operation from -40° C to 85° C.

	(each 8-	bit secti	on)
	OUTPUT		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀ Z
н	Х	Х	z


FUNCTION TABLE (each 8-bit section)




SCBS261J - JULY 1993 - REVISED APRIL 1999

1 <mark>0E</mark>	1	1EN		
1LE	48	C3		
2 <mark>0E</mark>	24	2EN		
2LE	25	C4		
	47		2	
1D1	46	3D 1 ∇	3	1Q1
1D2	44		5	1Q2
1D3	43		6	1Q3
1D4	41		8	1Q4
1D5	40		9	1Q5
1D6	38		11	1Q6
1D7	37		12	1Q7
1D8	36		13	1Q8
2D1	35	4D 2 ▽	14	2Q1
2D2	33		14	2Q2
2D3	32		17	2Q3
2D4	30		17	2Q4
2D5	29		20	2Q5
2D6				2Q6
2D7	27		22	2Q7
2D8	26		23	2Q8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic symbol[†]





SCBS261J - JULY 1993 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, I _O
Current into any output in the high state, I _O (see Note 2)
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0)
Package thermal impedance, 0, JA (see Note 3): DGG package
DL package
Storage temperature range, T _{stg}

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$. 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTH	162373	SN74LVTH	162373	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
IОН	High-level output current			-12		-12	mA
IOL	Low-level output current			12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate Outputs enabled			10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS261J - JULY 1993 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	LVTH16	2373	SN74	2373	LINUT		
PA	RAMEIER	IESIC	JONDITION5	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V	
VOH		V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			V	
VOL		V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8	V	
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10		
1.	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	μA	
łı	Data inputo	V _{CC} = 3.6 V	$V_{I} = V_{CC}$			1			1	μΑ	
	Data inputs	VCC = 3.0 V	$V_{I} = 0$			-5			-5		
l _{off}	_	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μΑ	
		V _{CC} = 3 V	V _I = 0.8 V	75			75				
li(hold)	Data inputs	vCC = 2 v	V _I = 2 V	-75			-75			μA	
		$V_{CC} = 3.6 V^{\ddagger},$	V _{CC} = 3.6 V‡,	$V_I = 0$ to 3.6 V						500 -750	μΑ
IOZH	•	V _{CC} = 3.6 V,	V _O = 3 V			5			5	μA	
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μΑ	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O OE = don't care	= 0.5 V to 3 V,			±100*			±100	μΑ	
IOZPD		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, V}_{O}$	= 0.5 V to 3 V,			±100*			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
ICC		IO = 0,	Outputs low			5			5	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled			0.19			0.19		
ΔI_{CC} V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC}		$V_{CC} = 3 V \text{ to } 3.6 V, O$ Other inputs at V_{CC} of	ne input at V _{CC} – 0.6 V, or GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			3			3		pF	
Co		V _O = 3 V or 0			9			9		pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH162373				SN74LVTH162373				
		V _{CC} = ± 0.	3.3 V 3 V	V _{CC} =	2.7 V	= V _{CC} ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3		3		3		3		ns
t _{su}	Setup time, data before LE \downarrow	1.3		0.6		1		0.6		ns
t _h	Hold time, data after LE \downarrow	1		1.1		1		1.1		ns



SN54LVTH162373, SN74LVTH162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS261J – JULY 1993 – REVISED APRIL 1999


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVTH162373			SN74LVTH162373						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	¥ 0.2 V _{CC} =		V _{CC} =	2.7 V	۷c	C = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	D	Q	1.8	5		5.7	1.9	3.1	4.6		5.1	ns
^t PHL	D	ý	1.8	4.4		4.8	1.9	2.8	4		4.3	115
^t PLH	LE	Q	2.1	5.4		6.2	2.2	3.4	5.1		5.8	ns
tPHL	LE	ý	2.1	4.9		4.7	2.2	3.2	4.6		4.3	115
^t PZH	OE	Q	1.7	5.6		7	1.8	3.2	5.4		6.6	ns
t _{PZL}	ÛE	9	1.7	5.3		5.9	1.8	3.2	4.9		5.5	115
^t PHZ	OE	Q	2.3	6.3		6.6	2.4	3.8	5.4		5.7	ns
^t PLZ	UE	Ŷ	1	7.4		6.4	2.2	3.5	5.1		5	115
^t sk(o)									0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS261J - JULY 1993 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated