查询SN54ALVTH162245供应商

捷多非SN54ALWT相162245\\SN74ALVTH162245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES331A - APRIL 2000 - REVISED APRIL 2002

State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low	SN54ALVTH162245 WD PACKAGE SN74ALVTH162245 DGG, DGV, OR DL PACKAGE (TOP VIEW)
Static-Power Dissipation	
Support Mixed-Mode Signal Operation (5-V	
Input and Output Voltages With 2.3-V to	
3.6-V V _{CC})	GND 4 45 GND
Typical V _{OLP} (Output Ground Bounce)	1B3 0 5 44 0 1A3
<0.8 V at V _{CC} = 3.3 V, T _A = 25°C	1B4 🛛 6 43 🕽 1A4
High Drive High Drive	V _{CC} [] 7 42] V _{CC}
– A Port = –12/12 mA at 3.3-V V _{CC}	1B5 🛛 8 41 🖸 1A5
– B port = –32/64 mA at 3.3-V V _{CC}	1B6 🛛 9 🛛 40 🖸 1A6
Ioff and Power-Up 3-State Support Hot	
Insertion	1B7 11 38 1A7
Use Bus Hold on Data Inputs in Place of	1B8 12 37 1A8
External Pullup/Pulldown Resistors to	2B1 13 36 2A1
Prevent the Bus From Floating	2B2 14 35 2A2
• A-Port Outputs Have Equivalent 30- Ω	GND 15 34 GND 2B3 16 33 2A3
Series Resistors, So No External Resistors	2B3 U 16 33 U 2A3 2B4 [] 17 32] 2A4
Are Required	$\begin{array}{c} 2B4 \\ V_{CC} \end{array} \begin{array}{c} 17 \\ 18 \end{array} \begin{array}{c} 32 \\ 1 \\ V_{CC} \end{array} \begin{array}{c} 2A4 \\ V_{CC} \end{array}$
Flow-Through Architecture Facilitates	2B5 [19 30] 2A5
Printed Circuit Board Layout	286 20 29 226
Distributed V _{CC} and GND Pins Minimize	
High-Speed Switching Noise	2B7 22 27 2A7
Latch-Up Performance Exceeds 100 mA Per	2B8 2326 2A8
JESD 78, Class II	2DIR 24 25 20E

description

The 'ALVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $30 \cdot \Omega$ series resistors to reduce overshoot and undershoot.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

hebus is a trademark of Texas Instruments




SN54ALVTH162245, SN74ALVTH162245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCES331A - APRIL 2000 - REVISED APRIL 2002

description (continued)

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN74ALVTH162245 ... GQL PACKAGE

(TOP VIEW)



terminal assignments

_	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <mark>0E</mark>
в	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	VCC	VCC	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	VCC	VCC	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
к	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>

NC - No internal connection

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tape and reel	SN74ALVTH162245LR	ALVTH162245
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ALVTH162245GR	ALVTH162245
-40 C 10 85 C	TVSOP – DGV	Tape and reel	SN74ALVTH162245VR	VT2245
	VFBGA – GQL	Tape and reel	SN74ALVTH162245QR	
–55°C to 125°C	CFP – WD	Tube	SNJ54ALVTH162245WD	SNJ54ALVTH162245WD


[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE (each 8-bit section)

IN	PUTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation



SCES331A - APRIL 2000 - REVISED APRIL 2002





To Seven Other Channels

Pin numbers shown are for the DGG, DGV, DL, and WD packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)
Voltage range applied to any output in the high state, V _O (see Note 1) –0.5 V to 7 V
Output current in the low state, Io: SN54ALVTH162245
SN74ALVTH162245 128 mA
Output current in the high state, I _O : SN54ALVTH16224548 mA
SN74ALVTH162245
Continuous current through V _{CC} or GND ±100 mA
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} (V _O < 0)
Package thermal impedance, θ _{JA} (see Note 2): DGG package
DGV package
DL package
GQL package 42°C/W
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES331A - APRIL 2000 - REVISED APRIL 2002

recommended operating conditions, V_CC = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	62245	SN74	SN74ALVTH162245		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7			1.7			V
V_{IL}	Low-level input voltage				0.7			0.7	V
VI	Input voltage		0	VCC	\$ 5.5	0	VCC	5.5	V
lau	High-level output current (A port)				-6			-8	mA
ЮН	High-level output current (B port)			R.	-6			-8	ША
	Low-level output current (A port)			5	6			12	
	Low-level output current (B port)			2	6			8	mA
IOL	Low-level output current; current duty cycle \leq 50%; f \geq 1 kHz (B port)		Pho) ,	18			24	ША
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
T _A	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	62245	SN74ALVTH162245			LINUT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
lau	High-level output current (A port)				-8		-12		mA
ЮН	High-level output current (B port)			PP 1	-24			-32	IIIA
	Low-level output current (A port)			5	8			12	
	Low-level output current (B port)			201	24			32	mA
IOL	Low-level output current; current duty cycle \leq 50%; f \geq 1 kHz (B port)		PP	<u>O</u>	48			64	ша
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
ТА	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES331A - APRIL	2000 -	- REVISED	APRIL	2002

		TERTO		SN54/	ALVTH1	62245	SN74/	ALVTH16	62245	UNIT					
F/	ARAMETER	IESI C	ONDITIONS	MIN	TYP†	MAX	MIN TYP [†] MAX -1.2		UNIT						
VIK		V _{CC} = 2.3 V,	l _l = –18 mA			-1.2		-1.2	V						
		V_{CC} = 2.3 V to 2.7 V,	I _{OH} = –100 μA	V _{CC} -0	2		V _{CC} -0	2							
	A port	V _{CC} = 2.3 V	I _{OH} = -6 mA	1.7											
M		VCC = 2.3 V	I _{OH} =8 mA			1.7			V						
VOH		V_{CC} = 2.3 V to 2.7 V,	I _{OH} = -100 μA	V _{CC} –0	2		VCC-0	2		V					
	B port	N== 0.0 M	I _{OH} =6 mA	1.7											
		V _{CC} = 2.3 V	I _{OH} =8 mA				1.7								
	$V_{CC} = 2.3 V \text{ to } 2.7 V$, $I_{OL} = 100 \mu A$		0.2			0.2									
	A port	No. 0.0.V	I _{OL} = 6 mA			0.4									
				V _{CC} = 2.3 V	I _{OL} = 12 mA						0.4				
N/		V _{CC} = 2.3 V to 2.7 V,	I _{OL} = 100 μA			2 0.2			0.2						
VOL			I _{OL} = 6 mA		1	0.4				V					
	B port		IOL = 8 mA		A.	7			0.4						
		$V_{CC} = 2.3 V$	I _{OL} = 18 mA		7	0.5									
			I _{OL} = 24 mA	OL = 24 mA	0.5										
	Controlingute	V _{CC} = 2.7 V,	V _I = GND	~	5	±1			±1	±1					
	Control inputs	V _{CC} = 0 or 2.7 V,	V _I = 5.5 V	Q		10			10						
lj –			V _I = 5.5 V			20			20	μA					
	A or B ports	A or B ports	A or B ports	A or B ports	A or B ports	A or B ports	orts $V_{CC} = 2.7 V$	VI = VCC			1			1	
			V _I = 0			-5			-5						
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μA					
IBHL‡		V _{CC} = 2.3 V,	V _I = 0.7 V		115			115		μA					
IBHH§		V _{CC} = 2.3 V,	VI = 1.7 V		-10			-10		μΑ					
IBHLO	ſ	V _{CC} = 2.7 V,	$V_I = 0$ to V_{CC}	300			300			μΑ					
Івннс		V _{CC} = 2.7 V,	$V_{I} = 0$ to V_{CC}	-300			-300			μA					
IEX		V _{CC} = 2.3 V,	V _O = 5.5 V			125			125	μA					
I _{OZ(Pl}	J/PD) [☆]	$V_{CC} \le 1.2 \text{ V}, V_O = 0.5 \text{ V}$ V _I = GND or V _{CC} , \overline{OE} =	/ to V _{CC} , don't care			±100			±100	μA					
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1						
ICC		$I_{O} = 0,$	Outputs low		2.3	4.5		2.3	4.5	mA					
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1						
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5			3.5		pF					
Cio		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		8			8		pF					

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

[†] All typical values are at V_{CC} = 2.5 V, T_A = 25°C. [‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. IBHL should be measured after lowering V_{IN} to GND and then raising it to VIL max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 \parallel Current into an output in the high state when V_O > V_{CC}

*High-impedance state during power up or power down



SCES331A - APRIL 2000 - REVISED APRIL 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DA	RAMETER	теет о	ONDITIONS	SN54A	ALVTH16	62245	SN74/	ALVTH16	62245	UNIT	
FA			ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 3 V,	l _l = –18 mA			-1.2		-1.2 C-0.2		V	
		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OH} = −100 μA	V _{CC} -0.	2		V _{CC} -0.	2			
	A port	V _{CC} = 3 V	I _{OH} = –8 mA	2							
Vari		VCC = 3 V	I _{OH} = -12 mA				2			V	
VOH		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OH} = -100 μA	V _{CC} –0.	2		V _{CC} -0.	2		v	
	B port	V _{CC} = 3 V	I _{OH} = -24 mA	2							
		VCC = 3 V	I _{OH} = -32 mA				2				
		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OL} = 100 μA			0.2			0.2		
	A port	$V_{CC} = 3 V$	I _{OL} = 8 mA			?					
			I _{OL} = 12 mA						0.8		
VOL		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OL} = 100 μA			0.2			0.2	v	
VOL	B port		I _{OL} = 24 mA			0.5				v	
		B port	V _{CC} = 3 V	I _{OL} = 32 mA			N.			0.5	
		VCC = 3 V	I _{OL} = 48 mA		T	0.55					
			I _{OL} = 64 mA		8				0.55		
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$		6	±1			±1		
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V	4	20	10			10		
lj –	A or B ports		V _I = 5.5 V	80		20			20	μA	
		A or B ports $V_{CC} = 3.6$	V _{CC} = 3.6 V	$V_I = V_{CC}$	Y		1			1	
			V _I = 0			-5			-5		
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μΑ	
I _{BHL} ‡		V _{CC} = 3 V,	V _I = 0.8 V	75			75			μΑ	
І _{ВНН} §		V _{CC} = 3 V,	V _I = 2 V	-75			-75			μΑ	
IBHLO	Π	V _{CC} = 3.6 V,	$V_{I} = 0$ to V_{CC}	500			500			μΑ	
I _{BHHO}	#	V _{CC} = 3.6 V,	$V_{I} = 0$ to V_{CC}	-500			-500			μΑ	
IEX∥		V _{CC} = 3 V,	V _O = 5.5 V			125			125	μΑ	
IOZ(PU	//PD) [☆]	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{\text{OE}}$	V to V _{CC} , = don't care			±100			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high	_	0.07	0.1		0.07	0.1		
ICC		$I_{O} = 0,$	Outputs low		3.2	5		3.2	5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1		
∆ICC□		V_{CC} = 3 V to 3.6 V, On Other inputs at V_{CC} or				0.2			0.2	mA	
Ci		V _{CC} = 3.3 V,	VI = 3.3 V or 0		3.5			3.5		pF	
Cio		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		8			8		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to V_{CC} and then lowering it to VIH min.

An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

II Current into an output in the high state when $V_O > V_{CC}$

* High-impedance state during power up or power down

^D This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCES331A - APRIL 2000 - REVISED APRIL 2002

switching characteristics over recommended operating free-air temperature range,	$C_{I} = 30 \text{pF},$
V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)	- · ·


PARAMETER	FROM	то	SN54ALV	TH162245	SN74ALV	TH162245	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
^t PLH	А	В	0.3	3.6	0.3	3.6	ns
^t PHL	A	В	0.5	3.5	0.5	3.5	115
^t PLH	В	А	1.1	4.3	1.1	4.3	
^t PHL	D	A	1.1	3.8	1.1	3.8	ns
^t PZH	ŌĒ	А	2	5.6	2	5.6	ns
^t PZL	ÜE	Α.	1.8	4.4	1.8	4.4	115
^t PZH	OE	В	1.5	5.1	1.5	5.1	ns
^t PZL	UE	В	1.5	4.1	1.5	4.1	115
^t PHZ	ŌĒ	А	1.9	4.9	1.9	4.9	ns
^t PLZ	UE	~	1.5	4.3	1.5	4.3	115
^t PHZ	ŌĒ	В	1.9	4.8	1.9	4.8	20
^t PLZ	UE	D	1.5	4.1	1.5	4.1	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH162245		SN74ALVTH162245		UNIT
			MIN	MAX	MIN	MAX	
^t PLH	A	В	0.5	3.1	0.5	3.1	ns
^t PHL			0.5	3	0.5	3	
^t PLH	В	A	1	3.7	1	3.7	ns
^t PHL			1	3.4	1	3.4	
^t PZH	ŌĒ	A	1.4	4.7	1.4	4.7	ns
^t PZL			1.4	3.9	1.4	3.9	
^t PZH	ŌĒ	В	10	3.8	1	3.8	ns
^t PZL			0.7	3.4	0.7	3.4	
^t PHZ	ŌĒ	A	2.4	5	2.4	5	ns
^t PLZ			2.6	4.9	2.6	4.9	
^t PHZ	ŌĒ	В	2.4	4.7	2.4	4.7	ns
^t PLZ			2.3	4.8	2.3	4.8	




SCES331A - APRIL 2000 - REVISED APRIL 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.






MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated