

March 1993 Revised February 2005

74LVX14

Low Voltage Hex Inverter with Schmitt Trigger Input

General Description

The LVX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

The LVX14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

Features

- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:


Order Number	Package Number	Package Description
74LVX14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX14MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX14SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVX14MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
In	Inputs
\overline{O}_n	Outputs

Truth Table

Input	Output
Α	ō
L	Н
Н	L

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{lll} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to 7V} \end{array}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$

DC Output Source

or Sink Current (I_O) $\pm 25 \text{ mA}$

DC V_{CC} or Ground Current

 $(I_{CC} \text{ or } I_{GND})$ ±50 mA

 $\begin{array}{ll} \mbox{Storage Temperature ($T_{\rm STG}$)} & -65\,^{\circ}\mbox{C to } +150\,^{\circ}\mbox{C} \\ \mbox{Power Dissipation} & 180\mbox{ mW} \end{array}$

Recommended Operating Conditions (Note 3)

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cymbol	i di diffeter	- ((Min	Тур	Max	Min	Max	Onics	Conditions		
V _t +	Positive Threshold	3.0			2.2		2.2	V			
V _t -	Negative Threshold	3.0	0.9			0.9		V			
V _H	Hysteresis	3.0	0.3		1.2	0.3	1.2	V			
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -50 \mu A$ $I_{OH} = -50 \mu A$ $I_{OH} = -4 \text{ mA}$		
	Output Voltage	3.0	2.9	3.0		2.9		V	$V_{IN} = V_{IL} \text{ or } V_{IH} I_{OH} = -50 \mu A$		
		3.0	2.58			2.48			I _{OH} = -4 mA		
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$I_{OL} = 50 \mu A$		
	Output Voltage	3.0		0.0	0.1		0.1	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 50 \mu\text{A}$ $I_{OL} = 4 \text{ mA}$		
		3.0			0.36		0.44		$I_{OL} = 4 \text{ mA}$		
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μА	V _{IN} = 5.5V or GND		
I _{CC}	Quiescent Supply Current	3.6			2.0		20	μА	V _{IN} = V _{CC} or GND		

Noise Characteristics (Note 4)

Symbol	Parameter	v _{cc}	T _A =	25°C	Units	C _L (pF)	
	i arameter	(V)	Тур	Limit			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.3	0.5	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.3	-0.5	V	50	
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 4: Input $t_f = t_f = 3ns$

AC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	C _L (pF)
Cymbol		(V)	Min	Тур	Max	Min	Max	Omics	-L (F:)
t _{PLH}	Propagation	2.7		8.7	16.3	1.0	19.5		15
t_{PHL}	Delay Time	2.1		11.2	19.8	1.0	23.0	ns	50
		3.3 ± 0.3		6.8	10.6	1.0	12.5	115	15
		3.3 ± 0.3		9.3	14.1	1.0	16.0		50
toslh	Output to Output	2.7			1.5		1.5	ns	50
toshl	Skew (Note 5)	3.3			1.5		1.5	113	30


Note 5: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$


Capacitance

Symbol	Parameter		T _A = +25°C		T _A = -40°0	Units	
Cymbol			Тур	Max	Min	Max	Onno
C _{IN}	Input Capacitance		4	10		10	pF
C _{PD}	Power Dissipation		21				pF
	Capacitance (Note 6)		21				þг

Note 6: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{6 \, (per \, Gate)}$





SEATING .

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS


0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS

0.004 (0.102) ALL LEAD TIPS 0.014 (0.356)


0.050 (1.270) TYP $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$


M14A (REV H)


- (0.008) TYP




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
- AND TIE BAR EXTRUSIONS

 D. DIMENSIONING AND TOLERANCES PER ANSI
 Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com