FAIRCHILD

SEMICONDUCTOR®

# 74LVX373 Low Voltage Octal Transparent Latch with 3-STATE Outputs

## **General Description**

The LVX373 consists of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

## Features

- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance


June 1993

Revised April 2005

# **Ordering Code:**

Order Number	Package Number	Package Description						
	Fackage Nulliber	Fackage Description						
74LVX373M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide						
74LVX373SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74LVX373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
Devices also available	Devices also available in Tane and Reel. Specify by appending suffix letter "X" to the ordering code							

Pb-Free package per JEDED J-STD-020B.



#### **Pin Descriptions**

Pin Names	Description	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	١.
LE	Latch Enable Input	
OE	Output Enable Input	
0 <sub>0</sub> –0 <sub>7</sub>	3-STATE Latch Outputs	

#### **Truth Table**

	Inputs						
LE	OE	D <sub>n</sub>	O <sub>n</sub>				
Х	Н	Х	Z				
н	L	L	L				
н	L	н	Н				
L	L	х	O <sub>0</sub>				

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance

X = Immaterial


 $O_0 =$  Previous  $O_0$  before HIGH-to-LOW transition of Latch Enable

## **Functional Description**

The LVX373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW trans

sition of LE. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.





## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_{\rm I} = -0.5V$	–20 mA
DC Input Voltage (V <sub>I</sub> )	-0.5V to 7V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±25 mA
DC V <sub>CC</sub> or Ground Current	
(I <sub>CC</sub> or I <sub>GND</sub> )	±75 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation	180 mW

## Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to 5.5V
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
Input Rise and Fall Time ( $\Delta t / \Delta V$ )	0 ns/V to 100 ns/V

74LVX373

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions	
-		•	Min	Тур	Max	Min	Max	onno	Contain	10113
VIH	HIGH Level	2.0	1.5			1.5				
	Input Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
VIL	LOW Level	2.0			0.5		0.5			
	Input Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V		I <sub>OH</sub> = -50 μA
		3.0	2.58			2.48				I <sub>OH</sub> = -4 mA
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V		I <sub>OL</sub> = 50 μA
		3.0			0.36		0.44			$I_{OL} = 4 \text{ mA}$
I <sub>OZ</sub>	3-STATE Output	3.6			±0.25		±2.5	μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$	
	Off-State Current								$V_{OUT} = V_{CC}$ or $C$	GND
I <sub>IN</sub>	Input Leakage Current	3.6			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V or GND	
I <sub>CC</sub>	Quiescent Supply Current	3.6			4.0		40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GN	ID

# Noise Characteristics (Note 3)

Symbol	Parameter	v <sub>cc</sub>	$T_A = 25^{\circ}C$		Units	C <sub>L</sub> (pF)	
Cymbol			Тур	Limit	onno	•L (b. )	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.5	0.8	V	50	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.5	-0.8	V	50	
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: Input  $t_r = t_f = 3$  ns.

က
~
3
$\mathbf{\mathbf{v}}$
$\sim$
>
4
Ň

# AC Electrical Characteristics

Symbol	Parameter	V <sub>cc</sub>		$T_A = +25^{\circ}C$	;	$T_A = -40^{\circ}$	C to +85°C	Units	Conditions
Symbol	rarameter	(V)	Min	Тур	Max	Min	Max	Units	
t <sub>PLH</sub>	Propagation Delay Time	2.7		7.7	15.0	1.0	18.5		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>			10.2	18.5	1.0	22.0	ns	$C_L = 50 \text{ pF}$
		$\textbf{3.3}\pm\textbf{0.3}$		6.0	9.7	1.0	11.5	115	C <sub>L</sub> = 15 pF
				8.5	13.2	1.0	15.0		$C_L = 50 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay Time	2.7		7.5	14.5	1.0	17.5		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	LE to On			10.0	18.0	1.0	21.0	ns	$C_L = 50 \text{ pF}$
		$\textbf{3.3}\pm\textbf{0.3}$		5.8	9.3	1.0	11.0	113	C <sub>L</sub> = 15 pF
				8.3	12.8	1.0	14.5		C <sub>L</sub> = 50 pF
t <sub>PZL</sub>	3-STATE Output	2.7		7.7	15.0	1.0	18.5		$C_L = 15 \text{ pF}, R_L = 1  k\Omega$
t <sub>PZH</sub>	Enable Time			10.2	18.5	1.0	22.0	ns	$C_L = 50 \text{ pF},  R_L = 1  k\Omega$
		$\textbf{3.3}\pm\textbf{0.3}$		6.0	9.7	1.0	11.5	113	$C_L = 15 \text{ pF}, R_L = 1  k\Omega$
				8.5	13.2	1.0	15.0		$C_L = 50 \text{ pF}, R_L = 1  k\Omega$
t <sub>PLZ</sub>	3-STATE Output	2.7		9.8	18.0	1.0	21.0	ns	$C_L = 50 \text{ pF}, R_L = 1  k\Omega$
t <sub>PHZ</sub>	Disable Time	$\textbf{3.3}\pm\textbf{0.3}$		8.2	12.8	1.0	14.5	110	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t <sub>W</sub>	LE Pulse Width, HIGH	2.7	6.5			7.5		ns	
		$\textbf{3.3}\pm\textbf{0.3}$	5.0			5.0			
t <sub>S</sub>	Setup Time, D <sub>n</sub> to LE	2.7	6.0			6.0		ns	
		$\textbf{3.3}\pm\textbf{0.3}$	4.0			4.0			
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	2.7	1.0			1.0		ns	
		$\textbf{3.3}\pm\textbf{0.3}$	1.0			1.0			
t <sub>OSLH</sub>	Output to Output Skew	2.7			1.5		1.5	ns	C <sub>L</sub> = 50 pF
t <sub>OSHL</sub>	(Note 4)	3.3			1.5		1.5		


Note 4: Parameter guaranteed by design.  $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$ ,  $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$ 


# Capacitance


Symbol	Parameter		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}$	Units	
		Min	Тур	Max	Min	Max	Units
CIN	Input Capacitance		4	10		10	pF
C <sub>OUT</sub>	Output Capacitance		6				pF
C <sub>PD</sub>	Power Dissipation		27				pF
	Capacitance (Note 5)						

Note 5: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:  $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{8 \text{ (per Latch)}}$ 







Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com