### 查询W137供应商

## 捷多邦,专业PCB打样工厂,24小时加急出货

# W137

# Bx Notebook System Frequency Synthesizer

### Features

 Maximized EMI suppression using Cypress's Spread Spectrum Technology

**YPRESS** 

- Two copies of CPU output
- Six copies of PCI output (Synchronous w/CPU output)
- One 48-MHz output for USB support
- One selectable 24-/48-MHz output
- Two Buffered copies of 14.318-MHz input reference signal
- Supports 100-MHz or 66-MHz CPU operation
- Power management control input pins
- Available in 28-pin SSOP (209 mils)
- SS function can be disabled
- See W40S11-02 for 2 SDRAM DIMM support

### **Key Specifications**

Supply Voltages:	V <sub>DDQ3</sub> = 3.3V±5% V <sub>DDQ2</sub> = 2.5V±5%
CPU0:1 Output to Output Skew:	175 ps
CPU0:1 Cycle to Cycle Jitter:	200 ps

### Table 1. Pin Selectable Frequency

SEL100/66#	OE	CPU	PCI	Spread%
0/1	0	HI-Z	HI-Z	Don't Care
0	1	66.6 MHz	33.3	See Table 2
1	1	100 MHz	33.3	See Table 2

### Table 2. Spread Spectrum Feature

SPREAD#	Spread Profile
0	–0.5% (down spread)
1	0% (spread disabled)





### **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:1	24, 23	0	<b>CPU Clock Outputs 0 and 1:</b> These two CPU clock outputs are controlled by the CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2. Frequency is selected per <i>Table 1</i> .
PCI1:5	5, 6, 9, 10, 11	0	<b>PCI Bus Clock Outputs 1 through 5:</b> These five PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3. Frequency is selected per <i>Table 1</i> .
PCI_F	4	0	<i>Fixed PCI Clock Output:</i> Unlike PCI1:5 outputs, this output is not controlled by the PCI_STOP# control pin; it cannot be forced LOW by PCI_STOP#. Output voltage swing is controlled by voltage applied to VDDQ3. Frequency is selected per <i>Table 1</i> .
CPU_STOP#	18	I	<b>CPU_STOP# Input:</b> When brought LOW, clock outputs CPU0:1 are stopped LOW after completing a full clock cycle (2–3 CPU clock latency). When brought HIGH, clock outputs CPU0:1 start with a full clock cycle (2–3 CPU clock latency).
PCI_STOP#	20	I	<b>PCI_STOP# Input:</b> The PCI_STOP# input enables the PCI1:5 outputs when HIGH and causes them to remain at logic 0 when LOW. The PCI_STOP# signal is latched on the rising edge of PCI_F. Its effect takes place on the next PCI_F clock cycle.
REF0/SEL48#	27	I/O	<i>I/O Dual-Function REF0 and SEL48# Pin:</i> Upon power-up, the state of SEL48# is latched. The state is set by either a 10K resistor to GND or to $V_{DD}$ . A 10K resistor to GND causes pin 14 to provide a 48-MHz clock. If the pin is strapped to $V_{DD}$ , pin 14 will provide a 24-MHz clock. After 2 ms, the pin becomes a high-drive output that produces a copy of 14.318 MHz.
REF1/SPREAD#	26	I/O	<i>I/O Dual-Function REF1 and SPREAD# Pin:</i> Upon power-up, the state of SPREAD# is latched. The state is set by either a 10K resistor to GND or to $V_{DD}$ . A 10K resistor to GND enables Spread Spectrum function. If the pin is strapped to $V_{DD}$ , Spread Spectrum is disabled. After 2 ms, the pin becomes a high-drive output that produces a copy of 14.318 MHz.
24/48MHz/OE	14	I/O	<i>I/O Dual-Function 24-MHz or 48-MHz Output and Output Enable Input:</i> Upon power-up, the state of pin 14 is latched. The state is set by either a 10K resistor to GND or to $V_{DD}$ . A 10K resistor to GND latches OE LOW, and all outputs are three-stated. If the pin is strapped to $V_{DD}$ , OE is latched HIGH and all outputs are active. After 2 ms, the pin becomes an output whose frequency is set by the state of pin 27 on power-up.
48MHz	13	0	<b>48-MHz Output:</b> Fixed 48-MHz USB output. Output voltage swing is controlled by voltage applied to VDDQ3.
SEL100/66#	16	I	<i>Frequency Selection Input:</i> Select power-up default CPU clock frequency as shown in <i>Table 1</i> .
X1	2	I	<i>Crystal Connection or External Reference Frequency Input:</i> This pin can either be used as a connection to a crystal or to a reference signal.
X2	3	I	<i>Crystal Connection:</i> An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
PWR_DWN#	17	I	<b>Power Down Control:</b> When this input is LOW, device goes into a low-power standby condition. All outputs are held LOW. CPU and PCI clock outputs are stopped LOW after completing a full clock cycle (2–3 CPU clock cycle latency). When brought HIGH, CPU and PCI outputs start with a full clock cycle at full operating frequency (3 ms maximum latency).
VDDQ3	8, 12, 19, 28	Р	Power Connection: Connected to 3.3V.
VDDQ2	25	Р	<i>Power Connection:</i> Power supply for CPU0:1 output buffers. Connected to 2.5V.
GND	1, 7, 15, 21, 22	G	Ground Connection: Connect all ground pins to the common system ground plane.

### W137



### **Overview**

The W137 was developed to meet the Intel® Mobile Clock specification for the BX chipset, including Super I/O and USB support. The W40S11-02 is the Intel-defined companion part used for driving 2 SDRAM DIMM modules. Please see that data sheet for additional information.

Cypress's proprietary spread spectrum frequency synthesis technique is a feature of the CPU and PCI outputs. When enabled, this feature reduces the peak EMI measurements of not only the output signals and their harmonics, but also of any other clock signals that are properly synchronized to them. The -0.5% modulation profile matches that defined as acceptable in Intel's clock specification.

### **Functional Description**

### I/O Pin Operation

Pins 14, 26, and 27 are dual-purpose I/O pins. Upon power-up these pins act as logic inputs, allowing the determination of assigned device functions. A short time after power-up, the logic state of each pin is latched and the pins then become clock outputs. This feature reduces device pin count by combining clock outputs with input select pins.

An external 10-k $\Omega$  "strapping" resistor is connected between each I/O pin and ground or V<sub>DD</sub>. Connection to ground sets a latch to "0", connection to V<sub>DD</sub> sets a latch to "1". *Figure 1* and

*Figure 2* show two suggested methods for strapping resistor connection.

Upon W137 power-up, the first 2 ms of operation is used for input logic selection. During this period, the output buffers are three-stated, allowing the output strapping resistor on each I/O pin to pull the pin and its associated capacitive clock load to either a logic HIGH or logic LOW state. At the end of the 2-ms period, the established logic 0 or 1 condition of each I/O pin is then latched. Next, the output buffers are enabled, which converts both I/O pins into operating clock outputs. The 2-ms timer is started when  $V_{DD}$  reaches 2.0V. The input latches can only be reset by turning  $V_{DD}$  off and then back on again.

It should be noted that the strapping resistors have no significant effect on clock output signal integrity. The drive impedance of the clock output is  $\leq 40\Omega$  (nominal) which is minimally affected by the 10-k $\Omega$  strap to ground or V<sub>DD</sub>. As with the series termination resistor, the output strapping resistor should be placed as close to the I/O pin as possible in order to keep the interconnecting trace short. The trace from the resistor to ground or V<sub>DD</sub> should be kept less than two inches in length to prevent system noise coupling during input logic sampling.

When the clock outputs are enabled following the 2-ms input period, target (normal) output frequency is delivered assuming that  $V_{DD}$  has stabilized. If  $V_{DD}$  has not yet reached full value, output frequency initially may be below target but will increase to target once  $V_{DD}$  voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.



Figure 1. Input Logic Selection Through Resistor Load Option



Figure 2. Input Logic Selection Through Jumper Option



### **Spread Spectrum Clocking**

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 3*.

As shown in *Figure 3*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is

$$dB = 6.5 + 9*\log_{10}(P) + 9*\log_{10}(F)$$

Where P is the percentage of deviation and F is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in *Figure 4*. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is -0.5% of the selected frequency. *Figure 4* details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.

Spread Spectrum clocking is activated or deactivated through I/O pin #26.



Figure 3. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation



Figure 4. Typical Modulation Profile



### **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions

above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
Τ <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C
ESD <sub>PROT</sub>	Input ESD Protection	2 (min.)	kV

### **DC Electrical Characteristics:**

T<sub>A</sub> = 0°C to +70°C; V<sub>DDQ3</sub> = 3.3V±5%; V<sub>DDQ2</sub> = 2.5V±5%; CPU0:1 = 66.6/100 MHz

Parameter	Description		Test Condition	Min.	Тур.	Max.	Unit
Supply Cur	rent						
I <sub>DD3PD</sub>	3.3V Supply Current in Power	$PWR_DWN# = 0$		1	5	mA	
I <sub>DD3</sub>	3.3V Supply Current		Outputs Loaded <sup>[1]</sup>		80	100	mA
I <sub>DD2</sub>	2.5V Supply Current		Outputs Loaded <sup>[1]</sup>		30	45	mA
I <sub>DD2PD</sub>	2.5V Supply Current in Power	-down mode	$PWR_DWN\# = 0$		0.2 µA	1	mA
Logic Input	S						
V <sub>IL</sub>	Input Low Voltage			GND – 0.3		0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		$V_{DD} + 0.3$	V
IL	Input Low Current <sup>[2]</sup>					-25	μA
IIH	Input High Current <sup>[2]</sup>					10	μΑ
IIL	Input Low Current (SEL100/66	6#)				-5	μA
IIH	Input High Current (SEL100/6	6#)				+5	μA
Clock Outp	uts						
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage	PCI_F, PCI1:5, REF0:1	I <sub>OH</sub> = -1 mA	3.1			V
V <sub>OH</sub>	Output High Voltage	CPU0:1	I <sub>OH</sub> = -1 mA	2.2			V
I <sub>OL</sub>	Output Low Current:	CPU0:1	V <sub>OL</sub> = 1.25V	80	120	180	mA
		PCI_F, PCI1:5	V <sub>OL</sub> = 1.5V	70	110	140	mA
		REF0:1	V <sub>OL</sub> = 1.5V	50	70	90	mA
I <sub>OH</sub>	Output High Current	CPU0:1	V <sub>OH</sub> = 1.25V	80	120	180	mA
		PCI_F, PCI1:5	V <sub>OH</sub> = 1.5V	70	110	140	mA
	REF0:1		V <sub>OH</sub> = 1.5V	50	70	90	mA
Crystal Osc	illator						
V <sub>TH</sub>	X1 Input Threshold Voltage <sup>[3]</sup>		VDDQ3 = 3.3V		1.65		V
CLOAD	Load Capacitance, As Seen by	External Crystal <sup>[4]</sup>			14		pF
C <sub>IN,X1</sub>	X1 Input Capacitance <sup>[5]</sup>		Pin X2 unconnected		28		pF

Notes:

3.

5.

<sup>1</sup> 

All clock outputs loaded with 6" 60Ω transmission lines with 20-pF capacitors. CPU\_STOP#, PCI\_STOP#, PWR\_DWN#, SPREAD#, and SEL48# logic inputs have internal pull-up resistors (not CMOS level). 2.

CPU\_S10P#, PC\_S10P#, PVC\_UVVVV, SPREAD#, and SEL40# logic inputs have internal purphy resistors (not once invest, X1 input threshold voltage (typical) is V<sub>DD</sub>/2. The W137 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). 4.



### DC Electrical Characteristics: (continued)

 $T_A = 0^{\circ}C$  to +70°C;  $V_{DDQ3} = 3.3V \pm 5\%$ ;  $V_{DDQ2} = 2.5V \pm 5\%$ ; CPU0:1 = 66.6/100 MHz

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit				
Pin Capacitance/Inductance										
C <sub>IN</sub>	Input Pin Capacitance	Except X1 and X2			5	pF				
C <sub>OUT</sub>	Output Pin Capacitance				6	pF				
L <sub>IN</sub>	Input Pin Inductance				7	nH				

### **AC Electrical Characteristics**

### $T_A = 0^{\circ}C$ to +70°C; $V_{DDQ3} = 3.3V\pm5\%$ ; $V_{DDQ2} = 2.5V\pm5\%$ ; $f_{XTL} = 14.31818$ MHz

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output.

### CPU Clock Outputs, CPU0:1 (Lump Capacitance Test Load = 20 pF)

			CPU = 66.6 MHz CPU = 100 MH		MHz				
Parameter	Description	Test Condition/Comments		Тур.	Max.	Min.	Тур.	Max.	Unit
t <sub>P</sub>	Period	Measured on rising edge at 1.25V	15		15.5	10		10.5	ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.0V	5.2			3.0			ns
tL	Low Time	Duration of clock cycle below 0.4V	5.0			2.8			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	45		55	%
t <sub>JC</sub>	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Max- imum difference of cycle time between two adjacent cycles.			200			200	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.25V			175			175	ps
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transi- tion. Used for determining series termi- nation value.		13.5			13.5		Ω



### CPU = 66.6/100 MHz Parameter Description **Test Condition/Comments** Min. Typ. Max. Unit Period Measured on rising edge at 1.5V 30 t<sub>P</sub> ns High Time Duration of clock cycle above 2.4V 12.0 ns t<sub>H</sub> Low Time Duration of clock cycle below 0.4V 12.0 ns tL 1 Output Rise Edge Rate Measured from 0.4V to 2.4V 4 V/ns t<sub>R</sub> Output Fall Edge Rate Measured from 2.4V to 0.4V 1 4 V/ns t<sub>F</sub> Duty Cycle Measured on rising and falling edge at 1.5V 45 55 % t<sub>D</sub> Measured on rising edge at 1.5V. Maximum differ-250 Jitter, Cycle-to-Cycle t<sub>JC</sub> ps ence of cycle time between two adjacent cycles. Measured on rising edge at 1.5V **Output Skew** 500 ps t<sub>SK</sub> CPU to PCI Clock Covers all CPU/PCI outputs. Measured on rising t<sub>O</sub> 1.5 4.0 ns edge at 1.5V. CPU leads PCI output. Offset Frequency Stabiliza-Assumes full supply voltage reached within 1 ms 3 f<sub>ST</sub> ms tion from Power-up from power-up. Short cycles exist prior to frequency (cold start) stabilization. Zo AC Output Impedance Average value during switching transition. Used for 20 Ω determining series termination value.

### PCI Clock Outputs, PCI1:5 and PCI\_F (Lump Capacitance Test Load = 30 pF)

### REF0:1 Clock Output (Lump Capacitance Test Load = 20 pF)

			CPU =	= 66.6/10	0 MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by crystal oscillator frequency	14.318			MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Zo	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		25		Ω



			CPU =	CPU = 66.6/100 MHz		
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see n/m below)	48.008 24.004			MHz
f <sub>D</sub>	Deviation from 48 MHz	(48.008 – 48)/48		ppm		
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)	57/17, 57/34			
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		25		Ω

### 48-MHz and 24-MHz Clock Outputs (Lump Capacitance Test Load = 20 pF)

### **Ordering Information**

Ordering Code	Package Name	Package Type
W137	Н	28-pin SSOP (209 mils)
	Х	28-pin TSSOP (173 mils)

Intel is a registered trademark of Intel Corporation.

Document #: 38-00821



### **Package Diagrams**

0.25 BSC

### 28-Pin Thin Small Shrink Outline Package (TSSOP, 173 mils)





DETAIL "C" (SEE NOTE 9)



L /5 DETAIL 'A' (SCALE: 30/1)



DETAIL "C"

DETAIL "B" (SCALE: 30/1) DAMBAD PROTRUSION

### NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0 279±0 0127 (0110±0005 INCHES)
   2. DIMENSIONING & TOLERANCES PER ANSI Y14.5M-1982.
   ①
   ①
   T\* IS A REFERENCE DATUM.

- A <sup>→</sup> 15 A REFERENCE DATUMS AND DO NOT include MOLDFLASH OR PROTRUSIONS, AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR MEASURED AT THE PARTING LINE, MOLD FLASH OR DIMENSIONS IS THE LEVENT OF TERMINAL DIMENSIONIS THE LEVENT OF TERMINAL TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY. A DREAMOTHER WITHIN OF OR REFERENCE TO A ONE ANOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A ONE ANOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN OF MANE SHALL BE PLANARE WITH RESPECT TO A DREAMOTHER WITHIN DREAMOTHER WITHIN DREAMOTHER WITHING PLANE
- CONTROLLING SARE SHOWN FOR REFERENCE ONLY.
   FORMED LEADS SHALL BE PLANARY WITH REPERCIT TO
   FORMED LEADS SHALL BE PLANARY WITH REPERCIT TO
   MORE ANOTHER WITHIN 0 078mm AT SEATING PLANE
   THE LEAD WOTH DIMENSION DOES NOT INCLUDE DAMBAR
   PORTUSION. ALL OWABLE DAMBAR PROTRUSION SHALL BE
   008mm TOTAL IN EXCESSION OF THE LEAD WOTH DIMENSION
   LOCATED ON THE LOWER RADIUS OR THE FOOT
   MINIMUM
   SPACE BEF LOWER RADIUS OR THE FOOT
   MINIMUM
   SPACE BEF LAWER WITH AUBLE ON A DALACENT LEAD TO
   DETAL 'S' DEE DEFENSION MILL MALACENT LEAD TO
   DETAL'S' DEE DEFENSION MILL MALACENT LEAD TO
   DETAL'S' DE DEFENSION MILL MALACENT LEAD TO
   DETAL'S' DE DEFENSION MILL METERS
   11. THIS PART IS COMPLANT WITH JEDEC SPECIFICATION MO-153.
   VARIATIONS AA, AB, AC, AD AND AE

### THIS TABLE IN MILLIMETERS

S V	COMMON				NOTE		4		6
MB	DI	MENSIO	٧S	No	VARI-		D		N
0 L	MIN.	NOM.	MAX.	ΤE	ATIONS	MIN.	NOM.	MAX.	
А			1.10		AA	2.90	3.00	3.10	8
$A_1$	0.05	0.10	0.15		AB	4.90	5.00	5.10	14
$A_2$	0.85	0.90	0.95		AC	4.90	5.00	5.10	16
b	0.19	-	0.30	8	AD	6.40	6.50	6.60	20
b1	0.19	0.22	0.25		AE	7.70	7.80	7.90	24
С	0.090	-	0.20		AF	9.60	9.70	9.80	28
c1	0.090	0.127	0.135						
D	SEE	VARIATION	IS	4					
Е	4.30	4.40	4.50	4					
е	0.65 BSC								
Н	6.25	6.40	6.50						
L	0.50	0.60	0.70	5					
Ŋ	SEE	VARIATION	IS	6					

# ∞ 0° 4° 8°

### THIS TABLE IN INCHES

S Y	COMMON				NOTE	4			6
B	DIMENSIONS			No	VARI-	D			N
°L	MIN.	NOM.	MAX.	ΤE	ATIONS	MIN.	NOM.	MAX.	
A			.0433		AA	.114	.118	.122	8
A <sub>1</sub>	.002	.004	.006		AB	.193	.197	.201	14
A2	.0335	.0354	.0374		AC	.193	.197	.201	16
b	.0075	-	.0118	8	AD	.252	.256	.260	20
b1	.0075	.0087	.0098		AE	.303	.307	.311	24
С	.0035	-	.0079		AF	.378	.382	.386	28
c1	.0035	.0050	.0053						
D	SEE VARIATIONS			4					
E	.169	.173	.177	4					
e	.0256 BSC								
H	.246	.252	.256						
L	.020	.024	.028	5					
N	SEE VARIATIONS			6					
ď	0°	4°	8°						

\*VARIATION AF IS DESIGNED BUT NOT TOOLED\*

W137



### Package Diagrams (continued)



### 28-Pin Small Shrink Outline Package (SSOP, 209 mils)

© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use onductor product. Nor d embodied in a Cy

.307

.049 REF. SEE VARIATIONS ° 4° 04 .006

e Н .301 .025

L L1 N

R

0° .004

4 .212

6

.037 5

8