

#### PRELIMINARY

#### **GENERAL DESCRIPTION**

W83628F is a PCI-to-ISA bus conversion IC. W83629D is a condensed centralizer IC for IRQ and DMA control. W83628F and W83629D together form a complete set for the PCI-to-ISA bridge.

For the new generation Intel chipset Camino and Whitney, featuring LPC bus, there is no support for ISA bus and slots. However the demand of ISA devices still exist. For such case, W83628F plus W83629D are the best companion solution for the non-ISA chipset. Also the packages of W83628F (128-QFP) and W83629D (48-LQFP) had been chosen to be the most economic solution for save the M/B board layout size and cost.

For the new generation chipset featuring LPC interface and support no ISA bus, W83627HF/F (Winbond LPC I/O) together with the set of W83628F and W83629D is the complete solution.

#### **FEATURES**

#### **PCI to ISA Bridge**

- Full ISA Bus Support including ISA Masters
- 5V ISA and 3.3V PCI interfaces
- PC/PCI DMA protocol for Software Transparent
- IRQ Serializer for ISA Parallel IRQ transfer to Serial IRQ
- Supports 3 fully ISA Compatible Slots without Buffering
- PCI Bus at 25MHz, 33MHz and up to 40MHz
- Supports Programmable ISA Bus Divide the PCI Bus Clock into 3 or 4 WWW.DZSC.C
- All ISA Signals can be Isolate
- Supports Configuration registers for programming performance

#### **PACKAGE**

- 128-pin PQFP for W83628F
- 48-pin LQFP for W83629D




Publication Release Date: Dec 1998 Revision 0.32



#### **PRELIMINARY**


#### **BLOCK DIAGRAM OF W83628F**





#### **PRELIMINARY**


#### **BLOCK DIAGRAM OF W83629D**





#### **PRELIMINARY**


#### **PIN CONFIGURATION FOR 628F**





#### **PRELIMINARY**

#### **PIN CONFIGURATION FOR 629D**





#### **PRELIMINARY**

#### 1. PIN DESCRIPTION

Note: Please refer to Section 13.2 DC CHARACTERISTICS for details.

I/O<sub>12t</sub> - TTL level bi-directional pin with 12 mA source-sink capability
 I/O<sub>24t</sub> - TTL level bi-directional pin with 24 mA source-sink capability
 I/O<sub>12tp3</sub> - 3.3V TTL level bi-directional pin with 12 mA source-sink capability
 I/O<sub>24tp3</sub> - 3.3V TTL level bi-directional pin with 24 mA source-sink capability
 I/OD<sub>12t</sub> - TTL level bi-directional pin open drain output with 12 mA sink capability

I/O<sub>24t</sub>
OUT<sub>12t</sub>
- TTL level bi-directional pin with 24 mA source-sink capability
OUT<sub>12t</sub>
- TTL level output pin with 12 mA source-sink capability
OUT<sub>24t</sub>
- TTL level output pin with 24 mA source-sink capability
OUT<sub>12tp3</sub>
- 3.3V TTL level output pin with 12 mA source-sink capability
OUT<sub>24tp3</sub>
- 3.3V TTL level output pin with 24 mA source-sink capability

OD<sub>12</sub> - Open-drain output pin with 12 mA sink capability
OD<sub>24</sub> - Open-drain output pin with 24 mA sink capability

IN<sub>CS</sub> - CMOS level Schmitt-trigger input pin

INt - TTL level input pin

 $IN_{td}$  - TTL level input pin with internal pull down resistor

INts - TTL level Schmitt-trigger input pin
INtsp3 - 3.3V TTL level Schmitt-trigger input pin

#### 1.1 W83628F PIN DESCRIPTION

#### 1.1.1 PCI Interface

SYMBOL	PIN	I/O	FUNCTION
AD[31:0]	19-26	I/O24tp3	PCI Bus Address and Data Signals. The standard PCI address
	30-37		and data lines. Address is driven with FRAME# assertion, data is driven or received in following clocks.
	52-59		divert of received in following clocks.
	61-63		
	66-70		
C/BE[3:0]#	28,45	I/O <sub>24tp3</sub>	PCI Bus Command and Byte Enables. During the address
	51,60		phase of a transaction C/BE[3:0]# define the bus command. During the data phase C/BE[3:0]# are used as Byte Enables.
PCICLK	47	INt	PCI Bus System Clock. PCICLK provides timing for all transactions on the PCI bus. All other PCI signals are sampled on the rising edge of PCICLK, and all timing parameters are defined with respect to this edge.
PCLK_OUT	48	OUT <sub>12t</sub>	PCI Bus System Clock DPLL Output. The PCLK_OUT can reduce the PCICLK Loading and it produced from internal DPLL.



#### **PRELIMINARY**

#### 1.1.1 PCI Interface, continued

SYMBOL	PIN	I/O	FUNCTION
FRAME#	40	I/O <sub>24tp3</sub>	<b>Frame Signal</b> . FRAME# is driven by the current PCI bus master to indicate the beginning and duration of an access.
IDSEL	29	INt	Initialization Device Select. IDSEL is used as a chip select during configuration read and write transactions. This signal should be externally tied to one of the upper 21 address signals.
STOP#	39	I/O12tp3	<b>Bus Stop#.</b> STOP# indicates the current target is requesting the master to stop the current PCI bus transaction.
IRDY#	41	I/O <sub>12tp3</sub>	Initiator Ready. IRDY# indicates the initiating agent ability to complete the current data phase of the PCI bus transaction.
TRDY#	42	I/O <sub>12tp3</sub>	<b>Target Ready.</b> TRDY# indicates the target agent's ability to complete the current data phase of the PCI bus transaction.
DEVSEL#	43	I/O <sub>12tp</sub> 3	<b>Device Select.</b> W83628F drives DEVSEL# to indicate that it is the target of the current PCI bus transaction. W83628F uses subtractive decoding and the NOGO protocol to claim PCI transactions.
SERR#	45	OD <sub>12</sub>	<b>System Error.</b> SERR# can be pulsed active by any PCI agent that detects a system error condition.
PAR	49	I/O <sub>12tp3</sub>	<b>Parity Signal.</b> W83628F generates even parity across AD[31:0] and C/BE[3:0]#.
PCIRST#	71	INt	<b>PCI Reset.</b> W83628F receives PCIRST# as a reset from the PCI Bus.

#### 1.1.2 Control Logic and Handshaking Signals

SYMBOL	PIN	I/O	FUNCTION
HS[2:0]	112-	I/O <sub>12</sub>	<b>Handshaking Signals.</b> HS[2:0] connected to W83629D for PCI to ISA SET handshaking signals.
	114		HS1 is handshaking Signal 1, this pin weak pulled-down during PCIRST# is asserted, and apply a pull-up resistor(4.7Kohm) to this pin disables ISA bridge subtraction decoder.
ISOLATE#	72	INt	<b>Isolation Control Input. Isolate#</b> is an active low signal by user programming to control the W83628F all output signals to Isolation and Tri-state.
NOGO	76	INt	NOGO, This signal indicates which master initiated the current transaction and also indicates whether or not the current bus cycle is targeted for the ISA bus. This signal is a point-to-point connection between PCI HOST Bridge and W83628F.



#### **PRELIMINARY**

#### 1.1.3 ISA Interface Signals

SYMBOL	PIN	I/O	FUNCTION
SA[19:17]	98-96	OUT <sub>24t</sub>	<b>System Address Bus.</b> These are the upper address lines that define the ISA's byte granular address space (up to 1 Mbyte). SA[19:17] are at an unknown state upon PCIRST#.
SA[16:0]	94-83 81-77	I/O <sub>24t</sub>	<b>System Address Bus.</b> These are the bi-directional lower address lines that define the ISA's byte granular address space (up to 1 Mbyte). SA[16:0] are at an unknown state upon PCIRST#.
SD[15:0]	110- 107, 104, 103, 101, 100, 8-15	I/O24t	System Data. SD[15:0] provide the 16-bit data path for devices residing on the ISA Bus. The W83628F tri-states SD[15:0] during PCIRST#.
AEN	118	OUT <sub>24t</sub>	Address Enable. AEN is asserted during DMA cycles. This signal is also driven high during W83628F initiated refresh cycles. AEN is driven low upon PCIRST#.
IOR#	120	I/O24t	<b>I/O Read.</b> IOR# is the command to an ISA I/O slave device that the slave may drive data on to the ISA data bus (SD[15:0]).
IOW#	121	I/O24t	<b>I/O Write.</b> IOW# is the command to an ISA I/O slave device that the slave may latch data from the ISA data bus (SD[15:0]).
IOCHRDY	116	I/O <sub>24t</sub>	I/O Channel Ready. Resources on the ISA Bus negate IOCHRDY to indicate that additional time (wait states) is required to complete the cycle.
SYSCLK	99	OUT <sub>24t</sub>	<b>ISA System Clock.</b> SYSCLK is the reference clock for the ISA bus. The SYSCLK is generated by dividing PCICLK by 3 or 4.
RSTDRV	74	OUT <sub>24t</sub>	<b>Reset Drive.</b> W83628F asserts RSTDRV to reset devices that reside on the ISA Bus. The W83628F asserts this signal while the PCIRST# is asserted.
IOCS16#	124	INt	<b>16-bit I/O Chip Select.</b> This signal is driven by I/O devices on the ISA Bus to indicate that they support 16-bit I/O bus cycles.
SBHE#	18	I/O <sub>24t</sub>	<b>System Byte High Enable.</b> SBHE# asserted indicates that a byte is being transferred on the upper byte (SD[15:8]) of the data bus. SBHE# is at an unknown state upon PCIRST#.
IOCHK#	105	INt	I/O Channel Check. IOCHK# can be driven by any resource on the ISA bus during on detection of an error.



#### **PRELIMINARY**

#### 1.1.3 ISA Interface, continued

SYMBOL	PIN	1/0	FUNCTION		
MEMR#	6	I/O <sub>24t</sub>	<b>Memory Read.</b> MEMR# asserted indicates the current ISA bus cycle is a memory read.		
MEMW#	7	I/O <sub>24t</sub>	<b>Memory Write.</b> MEMW# asserted indicates the current ISA bus cycle is a memory write.		
MASTER#	17	INt	MASTER#. This signal is used with a DREQ line by an ISA master to gain control of the ISA Bus.		
LA[23:17]	5-2 127- 125	I/O24t	Unlatched Address. The LA[23:17] address lines are bidirectional. These address lines allow accesses to physical memory on the ISA Bus up to 16 Mbytes. LA[23:17] are outputs when the W83628F owns the ISA Bus.		
ROMCS#	73	I/O <sub>12</sub>	ROMCS#, this pin weak pulled-down during PCIRST is asserted, and apply a pull-up resistor (4.7 Kohm) to this pin enable positive decoder of BIOS address range (depend on Configure register 70, bit 3,2). When BIOS assress range is enabled, the PIN is BIOS ROM CS# output.		
REFRESH#	75	I/O <sub>24t</sub>	<b>Refresh.</b> REFRESH# asserted indicates that a refresh cycle is in progress, or that an ISA master is requesting W83628F to generate a refresh cycle. Upon PCIRST#, this signal is tri-stated.		
ZEROWS#	106	INt	Zero Wait States. An ISA slave asserts ZEROWS# after its address and command signals have been decoded to indicate that the current cycle can be executed as an ISA zero wait state cycle. ZEROWS# has no effect during 16-bit I/O cycles.		
SMEMR#	117	OUT <sub>24t</sub>	Standard Memory Read. SMEMR# asserted indicates the current ISA bus cycle is a memory read cycle to an address below 1 Mbyte.		
SMEMW#	119	OUT <sub>24t</sub>	Standard Memory Write. SMEMW# asserted indicates the current ISA bus cycle is a memory write cycle to an address below 1 Mbyte.		
BALE	122	OUT <sub>24t</sub>	Bus Address Latch Enable. BALE is an active high signal asserted by the W83628F to indicate that the address (SA[19:0], LA[23:17]) and SBHE# signal lines are valid.  The LA[23:17] address lines are latched on the trailing edge of BALE. BALE remains asserted throughout DMA and ISA master cycles. BALE is driven low upon PCIRST#.		
MEMCS16#	123	OD <sub>24</sub>	Memory Chip Select 16. MEMCS16# asserted indicates that the memory slave supports 16-bit accesses.		

### 1.1.4 Power Signals

SYMBOL	PIN	I/O	FUNCTION
VCC	1, 82, 102, 115	PWR	5V Supply.
3VCC	27, 46, 64	PWR	3.3V Supply.



#### **PRELIMINARY**

GND	16, 38, 50, 65, 95,	PWR	Ground.
	111, 128		



#### **PRELIMINARY**

#### 1.2 W83629D PIN DESCRIPTION

#### 1.2.1 Control Logic and Handshaking Signals

SYMBOL	PIN	I/O	FUNCTION
HS[2:0]	17-15	I/O <sub>12</sub>	<b>Handshaking Signals.</b> HS[2:0] connected to W83628F for PCI to ISA SET handshaking signals.
NOGO	40	INt	<b>NO GO.</b> This signal indicates which master initiated the current transaction and also indicates whether or not the current bus cycle is targeted for the ISA bus. This signal is a point-to-point connection between PCI HOST Bridge and W83628F.
PCICLK	44	INt	PCI Bus System Clock. PCICLK provides timing for all transactions on the PCI bus. All other PCI signals are sampled on the rising edge of PCICLK, and all timing parameters are defined with respect to this edge.
PCIRST#	47	INt	<b>PCI Reset.</b> W83628F receives PCIRST# as a reset from the PCI Bus.

#### 1.2.2 PC/PCI Interface

SYMBOL	PIN	I/O	FUNCTION	
ISAREQ#	41	OUT <sub>24t</sub>	<b>ISA Bus Request.</b> This signal is a point-to-point signal between W83629D and a PCI HOST arbiter . The W83629D asserts this signal according to the PC/PCI protocol.	
ISAGNT#	42	INt	<b>ISA Bus Grant.</b> This signal is a point-to-point signal between W83629D and a PCI HOST Bridge's secondary bus PCPCIGNT# signal. W83629D asserts this signal according to the PC/PCI protocol.	
DRQ	35,33	INt	DMA Request. The DREQ signal indicates that either a slave	
[7:5,3:0]	31,28		DMA device is requesting DMA services, or an ISA bus master requesting use of the ISA bus.	
	26,23		requesting use of the ISA bus.	
	21			
DACK	34,32	OUT24t	DMA Acknowledge. The DACK# signal indicates that either a	
[7:5,3:0]#	30,27		DMA channel or an ISA bus master has been granted the ISA	
	24,22		bus.	
	20			
тс	19	OUT <sub>24t</sub>	<b>Terminal Count.</b> The W83628F asserts TC to DMA slaves as a terminal count indicator.	



#### **PRELIMINARY**

#### 1.2.3 IRQ Serializer Interface

SYMBOL	PIN	I/O	FUNCTION
SERIRQ	46	I/OD <sub>12t</sub>	<b>Serial Interrupt Requested Signals.</b> This signal is for transfer IRQ mode between parallel IRQ to serial IRQ.
IRQ	2-6	INt	Parallel Interrupt Requested Input.
[3:7,9:12,14, 15]	8-13		

#### 1.2.4 Power Signals

SYMBOL	PIN	I/O	FUNCTION
VCC	7, 14, 25	PWR	5V Supply.
3VCC	48	PWR	3.3V Supply.
GND	1, 18, 29, 43	PWR	Ground.

#### 1.2.5 NC Pins

SYMBOL	PIN	I/O	FUNCTION
NC	36, 37,38, 39, 45		No Connection.



#### **PRELIMINARY**

#### 2. PCI CONFIGURATION REGISTERS

#### 2.1 VID-VENDOR IDENTIFICATION REGISTER

Address Offset: 00-01h
Default Value: 1050h
Attribute: Read only

This register is read-only and contains Winbond vendor identification number (1050h).

#### 2.2 DID-DEVICE IDENTIFICATION REGISTER

Address Offset: 02-03h

Default Value: 0628h

Attribute: Read only

This register is read-only and contains the device identification number (0628h).

#### 2.3 PCICMD-PCI COMMAND REGISTER

Address Offset: 04-05h
Default Value: 0007h
Attribute: Read/Write

This register provides control over ISA bridge to generate and response to PCI cycles properly. When a 0 is written to this register, ISA bridge is to be disconnected from PCI bus for all accesses except configuration accesses.

Bit 15:10 Reserved.

Bit 9 Fast Back to Back. This bit always returns a zero.

Bit 8 SERR# Enable.

=1 Enable.=0 Disable.

Bit 7 Wait Cycle Control(Not supported).

Hardwired to zero.

Bit 6 Parity Error Response(Not supported).

Hardwired to zero.

Bit 5 VGA Palette Snoop Enable(Not supported).

Hardwired to zero.

Bit 4 Memory Write and Invalidate Enable(Not supported).

Hardwired to zero.



#### **PRELIMINARY**

Bit 3 Parity Error Response(Not supported).

Hardwired to zero.

Bit 2 Bus Master Enable.

Hardwired to one. The ISA bridge Bus Masters are always supported to generate a

PCI Bus master cycle.

Bit 1 Memory Space Enable.

Hardwired to one. The ISA bridge Memory space is always enabled.

Bit 0 I/O Space Enable.

Hardwired to one. The ISA bridge I/O space is always enabled.

#### 2.4 PCISTS-PCI STATUS REGISTER

Address Offset: 06-07h
Default Value: 0200h
Attribute: Read/Write

This register shows status information for PCI bus related events.

Bit 15 Detected Parity Error.

Hardwired to zero. The ISA bridge does not check bus parity.

Bit 14 Signaled System Error.

This bit is set when ISA bridge asserts SERR# on PCI bus.

Bit 13 Received Master Abort Status.

This bit is set when the ISA bridge is target aborted as a master on the PCI bus.

Software sets this bit to 0 by writing a 1 to it.

Bit 12 Received Target Abort Status.

This bit is set when the ISA bridge target aborts a PCI transaction as a target.

Software sets this bit to 0 by writing a 1 to it.

Bit 11 Signaled Target Abort Status.

This bit is set when the ISA bridge signals a target abort for a PCI transaction.

Software sets this bit to 0 by writing a 1 to it.

Bit 10:9 DEVSEL# Timing. This 2 bits always return a 01b(medium decode).

Bit 8 Data Parity Detected(Not supported).

Hardwired to zero.

Bit 7 Fast Back-to-Back(Not supported).

Hardwired to zero.



#### **PRELIMINARY**

Bit 6 66 MHz/ 33 MHz(Only support 33 MHz).

Hardwired to zero.

Bit 5 User Defineable Features(Not supported).

Hardwired to zero.

Bit 4:0 Reserved.

Reserved and will returns zero when reading this register.

#### 2.5 REVID-REVISION IDENTIFICATION REGISTER

Address Offset: 08h

Default Value: See lastest stepping information

Attribute: Read Only

This register shows status information for PCI bus related events.

Bit 7:0 Revision Identification Number.

#### 2.6 CCODE-CALSS CODE REGISTER

Address Offset: 09-0Bh
Default Value: 060100h
Attribute: Read Only

The class code register is a read-only register and used to identify the ISA bridge.

Bit 23:16 Base Class Code.

06h = Bus Bridge

Bit 15:8 Sub-Class Code.

01h = PCI to ISA Bridge

Bit 7:0 Programming Interface.

00h

#### 2.7 HEADT-HEAD TYPE REGISTER

Address Offset: 0Eh
Default Value: 00h

Attribute: Read Only

The register is a read-only register and used to indicate that the ISA bridge configuration space adheres to PCI local bus specification. It also indicates that ISA bridge is not a multifunction device.

Bit 7 Multifunction Indicator.

0 = Not a multifunction device.

Bit 6:0 Layout Code.

00h = PCI layout type.



#### **PRELIMINARY**

#### 2.8 IO\_RCVR-IO RECOVERY REGISTER

Address Offset: 40h Default Value: 4Dh

Attribute: Read/Write

Bit 7 SYSCLK Divider.

0 = SYSCLK is equal to PCICLK divided by 4. 1 = SYSCLK is equal to PCICLK divided by 3.

Bit 6 8-bit I/O Recovery Enable

0 = Disable bits 5:3 setting and uses 3.5 SYSCLKs for 8 bit I/O recovery time.

1 = Enable bits 5:3 setting.

Bit 5:3 8-bit I/O RecoveryTimes.

When bit 6=1, this 3-bit field defines the additional number of SYSCLKs added

to standard 3.5 SYSCLK recovery time for 8 bit I/O

000 =0 SYSCLK 001 =1 SYSCLK 010 =2 SYSCLKS 011 =3 SYSCLKS 100 =4 SYSCLKS 101 =5 SYSCLKS 110 =6 SYSCLKS

111 = 7 SYSCLKs

Bit 2 16-bit I/O Recovery Enable.

= 0 Ignore bits 1:0 setting and uses 3.5 SYSCLKs for 16-bit I/O recovery time.

= 1 The 16-bit I/O recovery time is decided by bits 1:0.

Bit 1:0 16-bit I/O Recovery Times.

When bit 2=1 ,this 2-bit field defines the additional number of SYSCLKs added to standard 3.5 SYSCLK recovery time for 16 bit I/O

= 01 1 SYSCLK
 = 10 2 SYSCLKs
 = 11 3 SYSCLKs
 = 00 4 SYSCLKs

#### 2.9 WISA STS-ISA BRIDGE ERROR STATUS REGISTER

Address Offset: 42h Default Value: 00h



#### **PRELIMINARY**

Attribute: Read/Write

Bit 7:3 Reserved.

Bit 2 IOCHK# Pin State.

This bit reflects the inverse state of IOCHK# pin on the ISA bus.

Bit 1 Reserved.

Bit 0 Byte Lane Error.

This bit is set if the ISA bridge detects an illegal byte lane combination for a

PCI I/O cycles.

#### 2.10 WISA\_FADC-ISA BRIDGE FAST DECODERS CONTROL REGISTER

Address Offset: 50h Default Value: 00h

Attribute: Read/Write

Enable/Disable Fast I/O Address Decoder # 7. Bit 7 Enable/Disable Fast I/O Address Decoder # 6. Bit 6 Bit 5 Enable/Disable Fast I/O Address Decoder # 5. Bit 4 Enable/Disable Fast I/O Address Decoder # 4. Bit 3 Enable/Disable Fast I/O Address Decoder # 3. Bit 2 Enable/Disable Fast I/O Address Decoder # 2. Bit 1 Enable/Disable Fast I/O Address Decoder # 1. Bit 0 Enable/Disable Fast I/O Address Decoder # 0.

## 2.11 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 0 MASK CONTROL REGISTER

Address Offset: 58h Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 0, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 0.



#### **PRELIMINARY**

## 2.12 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 1 MASK CONTROL REGISTER

Address Offset: 59h Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 1, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 1.

## 2.13 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 2 MASK CONTROL REGISTER

Address Offset: 5Ah Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 2, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 2.

## 2.14 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 3 MASK CONTROL REGISTER

Address Offset: 5Bh Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 3, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 3.

## 2.15 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 4 MASK CONTROL REGISTER

Address Offset: 5Ch Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 4, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 4.



#### **PRELIMINARY**

## 2.16 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 5 MASK CONTROL REGISTER

Address Offset: 5Dh Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 5, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 5.

## 2.17 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 6 MASK CONTROL REGISTER

Address Offset: 5Eh Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 6, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 6.

## 2.18 WISA\_FAD0MC-ISA BRIDGE FAST DECODERS # 7 MASK CONTROL REGISTER

Address Offset: 5Fh
Default Value: 00h

Attribute: Read/Write

This register is used to mask address bits(A7~A0) for fast address decoder # 7, if the corresponding bit of this register is set to a 1, the corresponding address bit(A7~A0) is ignore by the faster address decoder # 7.

## 2.19 WISA\_FADCB0-ISA BRIDGE FAST DECODERS # 0 BASE ADDRESS REGISTER

Address Offset: 60-61h\*\*

Default Value: 0000h

Attribute: Read/Write

This register contains the base address for fast address decoder # 0.A

\*\*Note: 60h is lower byte and 61h is upper byte.



#### **PRELIMINARY**

## 2.20 WISA\_FADCB1-ISA BRIDGE FAST DECODERS # 1 BASE ADDRESS REGISTER

Address Offset: 62-63h
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 1.

## 2.21 WISA\_FADCB2-ISA BRIDGE FAST DECODERS # 2 BASE ADDRESS REGISTER

Address Offset: 64-65h
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 2.

## 2.22 WISA\_FADCB3-ISA BRIDGE FAST DECODERS # 3 BASE ADDRESS REGISTER

Address Offset: 66-67h
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 3.

## 2.23 WISA\_FADCB4-ISA BRIDGE FAST DECODERS # 4 BASE ADDRESS REGISTER

Address Offset: 68-69h
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 4.

## 2.24 WISA\_FADCB5-ISA BRIDGE FAST DECODERS # 5 BASE ADDRESS REGISTER

Address Offset: 6A-6Bh
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 5.



#### **PRELIMINARY**

## 2.25 WISA\_FADCB6-ISA BRIDGE FAST DECODERS # 6 BASE ADDRESS REGISTER

Address Offset: 6C-6Dh
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 6.

## 2.26 WISA\_FADCB7-ISA BRIDGE FAST DECODERS # 6 BASE ADDRESS REGISTER

Address Offset: 6E-6Fh
Default Value: 0000h
Attribute: Read/Write

This register contains the base address for fast address decoder # 0.

#### 2.27 WISA\_CTRLREG1-ISA BRIDGE CONTROL REGISTER 1

Address Offset: 70h

Default Value: 0000<u>01s</u>sb
Attribute: Read/Write

<u>Power-on setting bits</u> <u>bit 1:0 are power-on set by ROMCS# and HS1.</u>

Bit 7-6 Reserved.

Bit 5-4 = 00 Send AD Bus with no STEP

= 01 Send AD Bus with 2 STEP = 10 Send AD Bus with 4 STEP

= 11 Reverse

Bit 3-2 = 00 1MB BIOS ROM positive decode.

= 01 2MB BIOS ROM positive decode. = 10 4MB BIOS ROM positive decode. = 11 8MB BIOS ROM positive decode.

Bit 1 =0 Disable High-Address BIOS ROM decoder.

=1 Enable High-Address BIOS ROM decoder.

This bit can be set/reset by ROMCS# power-on setting during PCIRST# assert.

Bit 0 =0 Normal mode.

=1 Disable ISA Bridge subtraction decoder.

This bit can be set/reset by HS1 power-on setting during PCIRST# assert.



#### **PRELIMINARY**

#### 2.28 WISA CTRLREG2-ISA BRIDGE CONTROL REGISTER 2

Address Offset: 71h Default Value: 00h

Attribute: Read/Write

Bit7 =0 Enable IRQ11.

=1 Disable IRQ11.

Bit 6 =0 Enable IRQ10.

=1 Disable IRQ10.

Bit 5 =0 Enable IRQ9.

=1 Disable IRQ9.

Bit 4 =0 Enable IRQ7.

=1 Disable IRQ7.

Bit 3 =0 Enable IRQ6.

=1 Disable IRQ6.

Bit 2 =0 Enable IRQ5.

=1 Disable IRQ5.

Bit 1 =0 Enable IRQ4.

=1 Disable IRQ4.

Bit 0 =0 Enable IRQ3.

=1 Disable IRQ3.

#### 2.29 WISA\_CTRLREG3-ISA BRIDGE CONTROL REGISTER 3

Address Offset: 72h Default Value: 00h

Attribute: Read/Write

Bit 7-3 Reserved.

Bit 2 =0 Enable IRQ15.

=1 Disable IRQ15.

Bit 1 =0 Enable IRQ14.

=1 Disable IRQ14.

Bit 0 =0 Enable IRQ12.

=1 Disable IRQ12.



#### **PRELIMINARY**

#### 2.30 WISA CTRLREG4-ISA BRIDGE CONTROL REGISTER 4

Address Offset: 73h Default Value: 00h

Attribute: Read/Write

Bit7 =0 Enable DRQ 7.
=1 Disable DRQ 7.

Bit 6 =0 Enable DRQ6.

=1 Disable DRQ6.

Bit 5 =0 Enable DRQ5.

=1 Disable DRQ5.

Bit 4 Reserved.

Bit 3 =0 Enable DRQ 3.

=1 Disable DRQ 3.

Bit 2 =0 Enable DRQ 2.

=1 Disable DRQ 2.

Bit 1 =0 Enable DRQ 1.

=1 Disable DRQ 1.

Bit 0 =0 Enable DRQ 0.

=1 Disable DRQ 0.

#### 2.31 WISA TSTREG-ISA BRIDGE TEST REGISTER

Address Offset: 80h Default Value: 04h

Attribute: Read/Write

Bit 7-5 Reserved and should not write data to this register.

Bit 4 =0 80h port decoding on subtrastive cycles of LPC I/F.

=1 80h port decoding on positive cycles of LPC I/F.

This Bit must be set 1when LPC I/F is only decoding on positive cycles, but

when the bridge is used in PIIX4 for test set the bit to 0.

Bit 3 Reserved and should not write data to this register.

Bit 2-0 000 - 0.8 nS. For Winbond Internal Reference only.

001 - 0.6 nS.




#### **PRELIMINARY**

010	- 0.4 nS.
011	- 0.2 nS.
100	0 nS.
101	+0.2 nS.
110	+0.4 nS.
111	+0.6 nS.



#### **PRELIMINARY**


#### 3. PACKAGE DIMENSIONS 1 FOR W83628F (128-PIN PQFP)





#### **PRELIMINARY**

#### 4. PACKAGE DIMENSIONS 2 FOR W83629D (48-PIN LQFP)





#### **Headquarters**

No. 4, Creation Rd. III Science-Based Industrial Park Hsinchu, Taiwan TEL: 886-35-770066 FAX: 886-35-789467 www: http://www.winbond.com.tw/

#### **Taipei Office**

11F, No. 115, Sec. 3, Min-Sheng East Rd. Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502

**TLX: 16485 WINTPE** 

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II 123 Hoi Bun Rd., Kwun Tong Kowloon, Hong Kong TEL: 852-27516023-7 FAX: 852-27552064

**Winbond Electronics** (North America) Corp. 2730 Orchard Parkway San Jose, CA 95134 U.S.A. TEL: 1-408-9436666 FAX: 1-408-9436668

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their original owners



#### **PRELIMINARY**

#### 5. REVISION NOTICES.

1998.11.16	Add High-Address BIOS ROM decoder function(CS#/HS3). (Page 7 & Page 20)
1998.11.19	Change decode range to #FFF00000~#FFFFFFF & #000E0000~#000FFFF.
1999.01.17	Supports 3 fully ISA Compatible Slots without Buffering
	Rename HS3. it is renamed to ROMCS# in W83628F,and NC in W83629D.
1999.04.21 when	Indicate the Bit 4 of offset address 80h is used to enable 80h port decoding
	only positive decoding switched of LPC I/F

only positive decoding switched of LPC I/F.