

# Mobile Multimedia CODEC with 1W Speaker Driver

# DESCRIPTION

The WM8983 is a low power, high quality stereo codec designed for portable multimedia applications. Highly flexible analogue mixing functions enable new application features, combining hi-fi quality audio with voice communication.

The device integrates preamps for stereo differential mics, and includes drivers for speaker, headphone and differential or stereo line output. External component requirements are reduced as no separate microphone or headphone amplifiers are required.

Advanced on-chip digital signal processing includes a 5-band equaliser, a mixed signal Automatic Level Control for the microphone or line input through the ADC as well as a purely digital limiter function for record or playback. A programmable high pass filter in the ADC path is provided for wind noise reduction and an IIR with programmable coefficients can be used as a notch filter to suppress fixed-frequency noise.

The WM8983 digital audio interface can operate in master or slave mode, while an integrated PLL supports flexible clocking schemes. A-law and  $\mu$ -law companding are fully supported.

The WM8983 operates at analogue supply voltages from 2.5V to 3.3V, although the digital core can operate at voltages down to 1.71V to save power. Speaker supplies can operate up to 5V for increased speaker output power. Additional power management control enables individual sections of the chip to be powered down under software control.

# FEATURES

#### Stereo Codec:

- DAC SNR 98dB, THD -84dB ('A' weighted @ 48kHz)
- ADC SNR 95dB, THD -84dB ('A' weighted @ 48kHz)
- Speaker driver (1W into 8Ω BTL with 5V supply)
- Headphone driver with 'capless' option
- 40mW per channel output power into  $16\Omega / 3.3V \text{ AVDD2}$
- Pop and click suppression

#### Mic Preamps:


- Stereo Differential or mono microphone Interfaces
- Programmable preamp gain
- Psuedo differential inputs with common mode rejection
- Programmable ALC / Noise Gate in ADC path
- Low-noise bias supplied for electret microphones

#### **Other Features:**

- Enhanced 3-D function for improved stereo separation
- Highly flexible mixing functions
- 5-band equaliser (ADC or DAC path)
- ADC Programmable high pass filter (wind noise reduction)
  ADC Programmable IIR notch filter
- Aux inputs for stereo analog input signals or 'beep'
- PLL supporting various clocks between 8MHz-50MHz
- Sample rates supported (kHz): 8, 11.025, 16, 12, 16, 22.05, 24, 32, 44.1, 48
- 2.5V to 3.6V analogue supplies
- 1.71V to 3.6V digital supplies
- 2.5V to 5.5V speaker supplies
- 5x5mm 32-pin QFN package

### **APPLICATIONS**

Multimedia phone



#### WOLFSON MICROELECTRONICS plc

Product Preview, August 2005, Rev 1.1

To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/


# TABLE OF CONTENTS

| DESCRIPTION                                                         |    |
|---------------------------------------------------------------------|----|
| FEATURES                                                            |    |
| APPLICATIONS                                                        |    |
| TABLE OF CONTENTS                                                   | 2  |
| PIN CONFIGURATION                                                   |    |
| ORDERING INFORMATION                                                | 3  |
| PIN DESCRIPTION                                                     |    |
| ABSOLUTE MAXIMUM RATINGS                                            |    |
| RECOMMENDED OPERATING CONDITIONS                                    |    |
| ELECTRICAL CHARACTERISTICS                                          |    |
| TERMINOLOGY                                                         |    |
| SPEAKER OUTPUT THD VERSUS POWER                                     |    |
| POWER CONSUMPTION                                                   |    |
| TYPICAL SCENARIOS                                                   | 11 |
| AUDIO PATHS OVERVIEW                                                | 12 |
| SIGNAL TIMING REQUIREMENTS                                          | 13 |
| SYSTEM CLOCK TIMING                                                 |    |
| AUDIO INTERFACE TIMING – MASTER MODE                                | 13 |
| AUDIO INTERFACE TIMING – SLAVE MODE                                 |    |
| CONTROL INTERFACE TIMING – 3-WIRE MODE                              |    |
| CONTROL INTERFACE TIMING – 2-WIRE MODE                              |    |
| INTERNAL POWER ON RESET CIRCUIT                                     |    |
| DEVICE DESCRIPTION                                                  |    |
|                                                                     |    |
|                                                                     | 21 |
| ANALOGUE TO DIGITAL CONVERTER (ADC)                                 | 29 |
| INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)<br>OUTPUT SIGNAL PATH |    |
| 3D STEREO ENHANCEMENT                                               |    |
| ANALOGUE OUTPUTS                                                    |    |
| DIGITAL AUDIO INTERFACES                                            |    |
| AUDIO SAMPLE RATES                                                  |    |
| MASTER CLOCK AND PHASE LOCKED LOOP (PLL)                            | 69 |
| GENERAL PURPOSE INPUT/OUTPUT                                        | 72 |
| OUTPUT SWITCHING (JACK DETECT)                                      |    |
|                                                                     |    |
| RESETTING THE CHIP                                                  |    |
|                                                                     |    |
|                                                                     |    |
| REGISTER MAP<br>DIGITAL FILTER CHARACTERISTICS                      |    |
|                                                                     |    |
| TERMINOLOGY<br>DAC FILTER RESPONSES                                 |    |
| ADC FILTER RESPONSES                                                |    |
| HIGHPASS FILTER                                                     |    |
| 5-BAND EQUALISER                                                    |    |
| APPLICATIONS INFORMATION                                            |    |
| RECOMMENDED EXTERNAL COMPONENTS                                     |    |
| IMPORTANT NOTICE                                                    |    |
|                                                                     |    |



PP Rev 1.1 August 2005

# **PIN CONFIGURATION**



# **ORDERING INFORMATION**

| ORDER CODE   | TEMPERATURE<br>RANGE | PACKAGE                                             | MOISTURE<br>SENSITIVITY LEVEL | PEAK SOLDERING<br>TEMPERATURE |
|--------------|----------------------|-----------------------------------------------------|-------------------------------|-------------------------------|
| WM8983GEFL   | -25°C to +85°C       | 32-pin QFN (5 x 5 mm)<br>(lead free)                | MSL1                          | 260°C                         |
| WM8983GEFL/R | -25°C to +85°C       | 32-pin QFN (5 x 5 mm)<br>(lead free, tape and reel) | MSL1                          | 260°C                         |

Note:

Reel quantity = 3,500



# **PIN DESCRIPTION**

| PIN | NAME      | TYPE                   | DESCRIPTION                                                                                                             |
|-----|-----------|------------------------|-------------------------------------------------------------------------------------------------------------------------|
| 1   | LIP       | Analogue input         | Left MIC pre-amp positive input                                                                                         |
| 2   | LIN       | Analogue input         | Left MIC pre-amp negative input                                                                                         |
| 3   | L2/GPIO2  | Analogue input         | Left channel line input/secondary mic pre-amp positive input/GPIO2 pin                                                  |
| 4   | RIP       | Analogue input         | Right MIC pre-amp positive input                                                                                        |
| 5   | RIN       | Analogue input         | Right MIC pre-amp negative input                                                                                        |
| 6   | R2/GPIO3  | Analogue input         | Right channel line input/secondary mic pre-amp positive input/GPIO3 pin                                                 |
| 7   | LRC       | Digital Input / Output | DAC and ADC sample rate clock                                                                                           |
| 8   | BCLK      | Digital Input / Output | Digital audio bit clock                                                                                                 |
| 9   | ADCDAT    | Digital Output         | ADC digital audio data output                                                                                           |
| 10  | DACDAT    | Digital Input          | DAC digital audio data input                                                                                            |
| 11  | MCLK      | Digital Input          | Master clock input                                                                                                      |
| 12  | DGND      | Supply                 | Digital ground                                                                                                          |
| 13  | DCVDD     | Supply                 | Digital core logic supply                                                                                               |
| 14  | DBVDD     | Supply                 | Digital buffer (I/O) supply                                                                                             |
| 15  | CSB/GPIO1 | Digital Input / Output | 3-Wire control interface chip Select / GPIO1 pin                                                                        |
| 16  | SCLK      | Digital Input          | 3-Wire control interface clock input / 2-wire control interface clock input                                             |
| 17  | SDIN      | Digital Input / Output | 3-Wire control interface data input / 2-Wire control interface data input                                               |
| 18  | MODE      | Digital Input          | Control interface selection                                                                                             |
| 19  | AUXL      | Analogue input         | Left auxillary input                                                                                                    |
| 20  | AUXR      | Analogue input         | Right auxillary input                                                                                                   |
| 21  | OUT4      | Analogue Output        | right line output or mono mix output                                                                                    |
| 22  | OUT3      | Analogue Output        | mono or left line output                                                                                                |
| 23  | ROUT2     | Analogue Output        | Headphone or line output right 2                                                                                        |
| 24  | AGND2     | Supply                 | Analogue ground (feeds ROUT2/LOUT2 and OUT3/OUT4)                                                                       |
| 25  | LOUT2     | Analogue Output        | Headphone or line output left 2                                                                                         |
| 26  | AVDD2     | Supply                 | Analogue supply (feeds output amplifiers ROUT2/LOUT2 and OUT3/OUT4)                                                     |
| 27  | VMID      | Reference              | Decoupling for ADC and DAC reference voltage                                                                            |
| 28  | AGND1     | Supply                 | Analogue ground (feeds all input amplifiers, PLL, ADC and DAC, internal bias circuits, output amplifiers LOUT1, ROUT1)  |
| 29  | ROUT1     | Analogue Output        | Headphone or line output right 1                                                                                        |
| 30  | LOUT1     | Analogue Output        | Headphone or line output left 1                                                                                         |
| 31  | AVDD1     | Supply                 | Analogue supply (feeds all input amplifiers, PLL, ADC and DAC, internal bias circuits, output amplifiers LOUT1, LOUT2)) |
| 32  | MICBIAS   | Analogue Output        | Microphone bias                                                                                                         |

#### Note:

It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.



# **ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag. MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION                              | MIN                   | MAX         |  |
|----------------------------------------|-----------------------|-------------|--|
| DBVDD, DCVDD, AVDD1 supply voltages    | -0.3V                 | +3.63V      |  |
| AVDD2 supply voltage                   | -0.3V                 | +7V         |  |
| Voltage range digital inputs           | DGND -0.3V            | DVDD +0.3V  |  |
| Voltage range analogue inputs          | AGND1 -0.3V           | AVDD1 +0.3V |  |
| Storage temperature prior to soldering | 30°C max / 85% RH max |             |  |
| Storage temperature after soldering    | -65°C                 | +150°C      |  |

Notes

- 1. Analogue and digital grounds must always be within 0.3V of each other.
- 2. All digital and analogue supplies are completely independent from each other.
- 3. Analogue supply voltages should not be less than digital supply voltages.
- 4. In non-boosted mode AVDD2 should be  $\geq$  AVDD1. In boost mode, AVDD2 should be  $\geq$  1.5 x AVDD1.

# **RECOMMENDED OPERATING CONDITIONS**

| PARAMETER                     | SYMBOL             | TEST<br>CONDITIONS | MIN               | TYP | MAX | UNIT |
|-------------------------------|--------------------|--------------------|-------------------|-----|-----|------|
| Digital supply range (Core)   | DCVDD              |                    | 1.71              | 1.8 | 3.6 | V    |
| Digital supply range (Buffer) | DBVDD              |                    | 1.71 <sup>2</sup> | 3.3 | 3.6 | V    |
| Analogue supply range         | AVDD1              |                    | 2.5               | 3.3 | 3.6 | V    |
| Speaker supply range          | AVDD2              |                    | 2.5               | 3.3 | 5.5 | V    |
| Ground                        | DGND, AGND1, AGND2 |                    |                   | 0   |     | V    |

Notes

1. Analogue supply voltages should not be less than digital supply voltages.

2. DBVDD should be  $\geq$  1.9V when using the PLL.



# **ELECTRICAL CHARACTERISTICS**

#### **Test Conditions**

DCVDD=1.8V, AVDD1=AVDD2=DBVDD=AVDD2=3.3V,  $T_A = +25^{\circ}$ C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

| PARAMETER                                                                      | SYMBOL             | TEST CONDITIONS                                        | MIN   | TYP            | MAX   | UNIT        |
|--------------------------------------------------------------------------------|--------------------|--------------------------------------------------------|-------|----------------|-------|-------------|
| Microphone Preamp Inputs (LIP                                                  | , LIN, RIP, RIN,   | L2, R2)                                                |       |                |       |             |
| Full-scale Input Signal Level –                                                | VINFSSE            | PGABOOST = 0dB                                         |       | 1.0            |       | Vrms        |
| single ended input configuration via L/RIN. Note1                              |                    | INPPGAVOL = 0dB                                        |       | 0              |       | dBV         |
| Full-scale Input Signal Level –                                                | VINFSPD            | PGABOOST = 0dB                                         |       | 0.707          |       | Vrms        |
| pseudo differential input<br>configuration via L/RIP and<br>L/R2. Note1        |                    | INPPGAVOL = 0dB                                        |       | -3             |       | dBV         |
| Mic PGA equivalent input noise                                                 | At 35.25dB<br>gain | 0 to 20kHz                                             |       | 150            |       | uV          |
| Input resistance                                                               | R <sub>MICIN</sub> | Gain set to 35.25dB                                    |       | 1.6            |       | kΩ          |
| Input resistance                                                               | R <sub>MICIN</sub> | Gain set to 0dB                                        |       | 47             |       | kΩ          |
| Input resistance                                                               | R <sub>MICIN</sub> | Gain set to -12dB                                      |       | 75             |       | kΩ          |
| Input resistance                                                               | R <sub>MICIP</sub> | RIP2INPPGA = 1                                         |       | 90             |       | kΩ          |
| Input resistance                                                               | R <sub>MICIP</sub> | RIP2INPPGA = 0                                         |       | 90             |       | kΩ          |
| Input Capacitance                                                              | C <sub>MICIN</sub> |                                                        |       | 10             |       | pF          |
| MIC Programmable Gain Amplif                                                   | ier (PGA)          |                                                        |       |                |       |             |
| Programmable Gain                                                              |                    |                                                        | -12   |                | 35.25 | dB          |
| Programmable Gain Step Size                                                    |                    | Guaranteed monotonic                                   |       | 0.75           |       | dB          |
| Mute Attenuation                                                               |                    |                                                        |       | 100            |       | dB          |
| Selectable Input Gain Boost (0/-                                               | +20dB)             |                                                        |       |                |       |             |
| Gain Boost on PGA input                                                        |                    | Boost disabled                                         |       | 0              |       | dB          |
|                                                                                |                    | Boost enabled                                          |       | 20             |       | dB          |
| Gain range from AUXL/R or L/R2 input to boost/mixer                            |                    |                                                        | -12   |                | +6    | dB          |
| Gain step size to boost/mixer                                                  |                    |                                                        |       | 3              |       | dB          |
| Auxilliary Analogue Inputs (AU)                                                | (L, AUXR)          |                                                        |       |                |       |             |
| Full-scale Input Signal Level<br>(0dB) – note this is proportional<br>to AVDD1 | VINFS              |                                                        |       | AVDD1/3.3<br>0 |       | Vrms<br>dBV |
| Input Resistance                                                               | RAUXINLMIN         | Left Input boost and mixer enabled, at max gain        |       | 4.3            |       | kΩ          |
|                                                                                | RAUXINLTYP         | Left Input boost and mixer<br>enabled, at 0dB gain     |       | 8.6            |       | kΩ          |
|                                                                                | RAUXINLMAX         | Left Input boost and mixer enabled, at min gain        |       | 39.1           |       | kΩ          |
|                                                                                | RAUXINRMIN         | Right Input boost, mixer and beep enabled, at max gain |       | 3              |       | kΩ          |
|                                                                                | RAUXINRTYP         | Right Input boost, mixer and beep enabled, at 0dB gain |       | 6              |       | kΩ          |
|                                                                                | RAUXINRMAX         | Right Input boost, mixer and beep enabled, at min gain |       | 29             |       | kΩ          |
| Input Capacitance                                                              | C <sub>MICIN</sub> |                                                        |       | 10             |       | pF          |
| Automatic Level Control (ALC)                                                  | ·                  | ·                                                      |       | •              |       |             |
| Target Record Level                                                            |                    |                                                        | -22.5 |                | -1.5  | dB          |
| Programmable gain                                                              |                    |                                                        | -12   |                | 35.25 |             |



**Product Preview** 

### **Test Conditions**

DCVDD=1.8V, AVDD1=AVDD2=DBVDD=AVDD2=3.3V, T<sub>A</sub> = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

| PARAMETER                        | SYMBOL            | TEST CONDITIONS                | MIN       | TYP                           | MAX       | UNIT |
|----------------------------------|-------------------|--------------------------------|-----------|-------------------------------|-----------|------|
| Gain Hold Time (Note 2,4)        | t <sub>HOLD</sub> | MCLK = 12.288MHz (Note 2)      | 0, 2.67   | 5.33, 10.67, .                | , 43691   | ms   |
|                                  |                   |                                | (time o   | (time doubles with each step) |           |      |
| Gain Ramp-Up (Decay) Time        | t <sub>DCY</sub>  | ALCMODE=0 (ALC),               | 3.3,      | 6.6, 13.1,                    | , 3360    | ms   |
| (Note 3,4)                       |                   | MCLK=12.288MHz (Note 2)        | (time o   | doubles with ea               | ach step) |      |
|                                  |                   | ALCMODE=1 (limiter),           | 0.73      | , 1.45, 2.91,                 | . , 744   |      |
|                                  |                   | MCLK=12.288MHz (Note 2)        | (time o   | doubles with ea               | ach step) |      |
| Gain Ramp-Down (Attack) Time     | t <sub>АТК</sub>  | ALCMODE=0 (ALC),               | 0.83      | , 1.66, 3.33,                 | . , 852   | ms   |
| (Note 3,4)                       |                   | MCLK=12.288MHz (Note 2)        | (time o   | doubles with ea               | ach step) |      |
|                                  |                   | ALCMODE=1 (limiter),           | 0.18      | , 0.36, 0.73,                 | . , 186   |      |
|                                  |                   | MCLK=12.288MHz (Note 2)        | (time o   | doubles with ea               | ach step) |      |
| Mute Attenuation                 |                   |                                |           | 80dB                          |           | dB   |
| Analogue to Digital Converter (A | ADC)              |                                |           |                               |           |      |
| Signal to Noise Ratio (Note 5,6) |                   | A-weighted, 0dB gain           |           | 95                            |           | dB   |
| Total Harmonic Distortion        |                   | full-scale, 0dB gain           |           | -84                           |           | dB   |
| (Note 7)                         |                   |                                |           |                               |           |      |
| Channel Separation (Note 8)      |                   | 1kHz input signal              |           | 110                           |           | dB   |
| Digital to Analogue Converter (D | AC) to L/R Mix    | k to Line-Out (LOUT1, ROUT1    | l with 10 | <Ω / 50pF loa                 | d)        |      |
| Full-scale output                |                   | PGA gains set to 0dB           |           | AVDD1/3.3                     |           | Vrms |
| Signal to Noise Ratio (Note 5,6) | SNR               | A-weighted                     | 95        | 98                            |           | dB   |
| Signal to Noise Ratio (Note 5,6) | SNR               | 22Hz to 20kHz                  |           | 95.5                          |           | dB   |
| Total Harmonic Distortion        | THD               | $R_L = 10k\Omega$              |           | -84                           |           | dB   |
| (Note 7)                         |                   | full-scale signal              |           |                               |           |      |
| Channel Separation (Note 8)      |                   | 1kHz signal                    | 80        | 110                           |           | dB   |
| Output Mixers (LMX1, RMX1)       |                   |                                |           |                               |           |      |
| PGA gain range into mixer        |                   |                                | -15       | 0                             | +6        | dB   |
| PGA gain step into mixer         |                   |                                |           | 3                             |           | dB   |
| Analogue Outputs (LOUT1, ROU     | T1, LOUT2, R0     | DUT2)                          |           | •                             | •         |      |
| Programmable Gain range          |                   |                                | -57       | 0                             | +6        | dB   |
| Programmable Gain step size      |                   | Monotonic                      |           | 1                             |           | dB   |
| Mute attenuation                 |                   | 1kHz, full scale signal        |           | 85                            |           | dB   |
| Headphone Output (AUX to L/RM    | /IX to LOUT1,     | ROUT1. LOUT2, ROUT2 with       | 32Ω load  |                               |           |      |
| 0dB full scale output voltage    |                   | With > 32R load                |           | AVDD1/3.3                     |           | Vrms |
| Signal to Noise Ratio            | SNR               | A-weighted                     |           | 102                           |           | dB   |
| Total Harmonic Distortion        | THD               | R <sub>L</sub> = 16Ω, Po=20mW  |           | 0.003                         |           | %    |
|                                  |                   | AVDD1=3.3V                     |           | -92                           |           | dB   |
|                                  |                   | R <sub>L</sub> = 32 Ω, Po=20mW |           | 0.008                         |           | %    |
|                                  |                   | AVDD1=3.3V                     |           | - 82                          |           | dB   |
| Headphone Output (DAC to L/RM    | AIX to LOUT1.     |                                |           | 1                             | 1         |      |
| Signal to Noise Ratio            | SNR               | A-weighted                     |           | 90                            |           | dB   |
| Signal to Noise Ratio            | SNR               | 22Hz to 20kHz                  |           | TBD                           |           | dB   |



### **Test Conditions**

DCVDD=1.8V, AVDD1=AVDD2=DBVDD=AVDD2=3.3V,  $T_A = +25^{\circ}C$ , 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.


| PARAMETER                                        | SYMBOL               | TEST CONDITIONS                              | MIN              | TYP                 | MAX         | UNIT         |
|--------------------------------------------------|----------------------|----------------------------------------------|------------------|---------------------|-------------|--------------|
| Speaker Output (LOUT2, ROUT2                     | 2 with 8Ω bridg      | ge tied load, INVROUT2=1)                    |                  |                     |             |              |
| Full scale output voltage, 0dB<br>gain. (Note 9) |                      | SPKBOOST=0                                   |                  | AVDD2/<br>3.3       |             | Vrms         |
|                                                  |                      | SPKBOOST=1                                   |                  | (AVDD2/<br>3.3)*1.5 |             |              |
| Output Power                                     | Po                   | Output power is ver                          | l<br>v closelv c |                     | THD: see be |              |
| Total Harmonic Distortion                        | THD                  | $P_0 = 200 \text{mW}, \text{R}_L = 8\Omega,$ |                  | 0.04                | THD, see be | 10w<br>%     |
|                                                  | עחו                  | AVDD2=3.3V                                   |                  | -68                 |             | dB           |
|                                                  |                      | $P_0 = 320 \text{mW}, R_1 = 8\Omega,$        |                  | 1.0                 |             | %            |
|                                                  |                      | AVDD2=3.3V                                   |                  | -40                 |             | dB           |
|                                                  |                      | $P_0 = 500 \text{mW}, R_1 = 8\Omega,$        |                  | 0.02                |             | %            |
|                                                  |                      | AVDD2=5V                                     |                  | -74                 |             | dB           |
|                                                  |                      | $P_0 = 860 \text{ mW}, R_L = 8\Omega,$       |                  | 1.0                 |             | %            |
|                                                  |                      | AVDD2=5V                                     |                  | -40                 |             | dB           |
| Signal to Noise Ratio                            | SNR                  | AVDD2=3.3V,                                  |                  | 90                  |             | dB           |
|                                                  |                      | R <sub>L</sub> = 8Ω                          |                  |                     |             |              |
|                                                  |                      | AVDD2=5V,                                    |                  | 90                  |             | dB           |
|                                                  |                      | R <sub>L</sub> = 8Ω                          |                  |                     |             |              |
| Power Supply Rejection Ratio                     | PSRR                 | $R_L = 8\Omega BTL$                          |                  | 80                  |             | dB           |
| (50Hz-22kHz)                                     |                      | $R_L = 8\Omega$ BTL AVDD2=5V                 |                  | 69                  |             | dB           |
| · · · · ·                                        |                      | (boost)                                      |                  |                     |             |              |
| SPKVDD Leakage Current                           |                      | AVDD2 = 5V                                   |                  | TBD                 |             | uA           |
|                                                  |                      | Other supplies disconnected                  |                  |                     |             |              |
|                                                  |                      | AVDD2 = 5V                                   |                  | TBD                 |             |              |
|                                                  |                      | Other supplies = 0V                          |                  |                     |             |              |
| OUT3/OUT4 outputs (with 10kΩ                     | / 50pF load)         | •                                            | •                | •                   |             |              |
| Full-scale output voltage, 0dB                   |                      | OUT3BOOST=0/                                 |                  | AVDD2/3.3           |             | Vrms         |
| gain (Note 9)                                    |                      | OUT4BOOST=0                                  |                  |                     |             |              |
|                                                  |                      | OUT3BOOST=1/                                 |                  | 1.5 x               |             | Vrms         |
|                                                  |                      | OUT4BOOST=1                                  |                  | AVDD2/3.3           |             |              |
| Signal to Noise Ratio (Note 5,6)                 | SNR                  | A-weighted                                   |                  | 98                  |             | dB           |
| Signal to Noise Ratio                            | SNR                  | 22Hz to 22kHz                                |                  | 97.5                |             | dB           |
| Total Harmonic Distortion                        | THD                  | R <sub>L</sub> = 10 kΩ                       |                  | -84                 |             | dB           |
| (Note 7)                                         |                      | full-scale signal                            |                  |                     |             |              |
| Channel Separation (Note 8)                      |                      | 1kHz signal                                  | 80               | 100                 |             | dB           |
| Power Supply Rejection Ratio                     | PSRR                 | $R_L = 10k\Omega$                            |                  | 52                  |             | dB           |
| (50Hz-22kHz)                                     |                      | $R_L = 10k\Omega$ , AVDD2=5V                 |                  | 56                  |             | dB           |
| Microphone Bias                                  |                      |                                              |                  |                     |             | 42           |
| Bias Voltage                                     | V <sub>MICBIAS</sub> | MBVSEL=0                                     |                  | 0.9*AVDD1           |             | V            |
|                                                  | • IVIICBIAS          | MBVSEL=1                                     |                  | 0.65*AVDD1          |             | V            |
| Bias Current Source                              | IMICBIAS             | for V <sub>MICBIAS</sub> within +/-3%        |                  |                     | 3           | mA           |
| Output Noise Voltage                             | Vn                   | 1kHz to 20kHz                                |                  | 15                  |             | nV/√Hz       |
| Digital Input / Output                           | VII                  |                                              |                  | 10                  |             | 11 V / 11 IZ |
| Input HIGH Level                                 | V <sub>IH</sub>      |                                              | 0.7×DBV          |                     |             | V            |
|                                                  | V IH                 |                                              | DD               |                     |             | v            |
| Input LOW Level                                  | VIL                  |                                              |                  |                     | 0.3×DBVDD   | V            |
| Output HIGH Level                                | V <sub>OH</sub>      | I <sub>OL</sub> =1mA                         | 0.9×DBV<br>DD    |                     |             | V            |
| Output LOW Level                                 | V <sub>OL</sub>      | I <sub>OH</sub> -1mA                         |                  |                     | 0.1xDBVDD   | V            |
|                                                  |                      | 1                                            | 1                | 1                   | 1           | _            |
| Input capacitance                                |                      |                                              |                  | TBD                 |             | pF           |




- 2. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
- 3. Ramp-up and Ramp-Down times are defined as the time it takes for the PGA to sweep across 90% of its gain range.
- 4. All hold, ramp-up and ramp-down times scale proportionally with MCLK
- 5. Signal-to-noise ratio (dB) SNR is a measure of the difference in level between the full scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).
- Dynamic range (dB) DR is a measure of the difference between the highest and lowest portions of a signal. Normally a THD+N measurement at 60dB below full scale. The measured signal is then corrected by adding the 60dB to it. (e.g. THD+N @ -60dB= -32dB, DR= 92dB).
- 7. THD+N (dB) THD+N is a ratio, of the rms values, of (Noise + Distortion)/Signal.
- 8. Channel Separation (dB) Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down one channel and measuring the other.
- 9. The maximum output voltage can be limited by the speaker power supply. If SPKBOOST is set then AVDD2 should be 1.5xAVDD to prevent clipping taking place in the output stage (when PGA gains are set to 0dB).



# SPEAKER OUTPUT THD VERSUS POWER








Figure 2 Speaker THD+N vs Output Power (Boost Mode: SPKVDD=5V; SPKBOOST=1)



# POWER CONSUMPTION

## **TYPICAL SCENARIOS**

Estimated current consumption for typical scenarios are shown below.


Power delivered to the load is not included.

| MODE                                                  | I <sub>AVDD1</sub> mA<br>(3.3V) | I <sub>AVDD2</sub> mA<br>(3.3V) | I <sub>DCVDD</sub> mA<br>(1.8V) | I <sub>DBVDD</sub> mA<br>(1.8V) | TOTAL<br>mW |
|-------------------------------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|-------------|
| Off (No clocks, temperature sensor disabled)          | 0.010                           | 0.010                           | 0.001                           | 0.002                           | 0.071       |
| Sleep (VREF maintained)                               | 0.100                           | 0.001                           | 0.012                           | 0.003                           | 0.360       |
| Mono Record from Differential MIC (8kHz, PLL enabled) | 4.000                           | 0.001                           | 0.400                           | 0.030                           | 13.97       |
| Stereo HP Playback (44.1kHz, PLL enabled)             | 3.700                           | 0.950                           | 2.100                           | 0.100                           | 19.31       |

Table 1 Power Consumption




# AUDIO PATHS OVERVIEW



PP Rev 1.1 August 2005

# SIGNAL TIMING REQUIREMENTS

### SYSTEM CLOCK TIMING



#### Figure 3 System Clock Timing Requirements

#### **Test Conditions**

DCVDD=1.8V, DBVDD=AVDD1=AVDD2=3.3V, DGND=AGND1=AGND2=0V, T<sub>A</sub> = +25°C, Slave Mode

| SYMBOL              | CONDITIONS               | MIN                                                                            | TYP                                                                                 | MAX                                                                                 | UNIT                                                                                |
|---------------------|--------------------------|--------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|
|                     |                          |                                                                                |                                                                                     |                                                                                     |                                                                                     |
| T <sub>MCLKY</sub>  | MCLK=SYSCLK (=256fs)     | 81.38                                                                          |                                                                                     |                                                                                     | ns                                                                                  |
|                     | MCLK input to PLL Note 1 | 20                                                                             |                                                                                     |                                                                                     | ns                                                                                  |
| T <sub>MCLKDS</sub> |                          | 60:40                                                                          |                                                                                     | 40:60                                                                               |                                                                                     |
|                     | T <sub>MCLKY</sub>       | T <sub>MCLKY</sub> MCLK=SYSCLK (=256fs)<br>MCLK input to PLL <sup>Note 1</sup> | T <sub>MCLKY</sub> MCLK=SYSCLK (=256fs)      81.38        MCLK input to PLL      20 | T <sub>MCLKY</sub> MCLK=SYSCLK (=256fs)      81.38        MCLK input to PLL      20 | T <sub>MCLKY</sub> MCLK=SYSCLK (=256fs)      81.38        MCLK input to PLL      20 |

#### Note:

1. PLL pre-scaling and PLL N and K values should be set appropriately so that SYSCLK is no greater than 12.288MHz.

# AUDIO INTERFACE TIMING – MASTER MODE




Figure 4 Digital Audio Data Timing – Master Mode (see Control Interface)




#### **Test Conditions**

DCVDD=1.8V, DBVDD=AVDD1=AVDD2=3.3V, DGND=AGND1=AGND2=0V,  $T_A$ =+25°C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.

| PARAMETER                                       | SYMBOL           | MIN | TYP | MAX | UNIT |
|-------------------------------------------------|------------------|-----|-----|-----|------|
| Audio Data Input Timing Information             |                  |     |     |     |      |
| LRC propagation delay from BCLK falling edge    | t <sub>DL</sub>  |     |     | 10  | ns   |
| ADCDAT propagation delay from BCLK falling edge | t <sub>DDA</sub> |     |     | 10  | ns   |
| DACDAT setup time to BCLK rising edge           | t <sub>DST</sub> | 10  |     |     | ns   |
| DACDAT hold time from BCLK rising edge          | t <sub>DHT</sub> | 10  |     |     | ns   |

### AUDIO INTERFACE TIMING - SLAVE MODE





#### **Test Conditions**

DCVDD=1.8V, DBVDD=AVDD1=AVDD2=3.3V, DGND=AGND1=AGND2=0V, T<sub>A</sub>=+25°C, Slave Mode, fs=48kHz, MCLK= 256fs, 24-bit data, unless otherwise stated.


| PARAMETER                                       | SYMBOL            | MIN | TYP | MAX | UNIT |
|-------------------------------------------------|-------------------|-----|-----|-----|------|
| Audio Data Input Timing Information             |                   |     |     |     |      |
| BCLK cycle time                                 | t <sub>BCY</sub>  | 50  |     |     | ns   |
| BCLK pulse width high                           | t <sub>BCH</sub>  | 20  |     |     | ns   |
| BCLK pulse width low                            | t <sub>BCL</sub>  | 20  |     |     | ns   |
| LRC set-up time to BCLK rising edge             | t <sub>LRSU</sub> | 10  |     |     | ns   |
| LRC hold time from BCLK rising edge             | t <sub>LRH</sub>  | 10  |     |     | ns   |
| DACDAT hold time from BCLK rising edge          | t <sub>DH</sub>   | 10  |     |     | ns   |
| ADCDAT propagation delay from BCLK falling edge | t <sub>DD</sub>   |     |     | 10  | ns   |

Note:

BCLK period should always be greater than or equal to MCLK period.



### **CONTROL INTERFACE TIMING – 3-WIRE MODE**



3-wire mode is selected by connecting the MODE pin high.

Figure 6 Control Interface Timing – 3-Wire Serial Control Mode

#### **Test Conditions**

DCVDD=1.8V, DBVDD=AVDD1=AVDD2=3.3V, DGND=AGND1=AGND2=0V, T<sub>A</sub>=+25°C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.

| PARAMETER                                     | SYMBOL           | MIN | TYP | MAX | UNIT |  |  |  |
|-----------------------------------------------|------------------|-----|-----|-----|------|--|--|--|
| Program Register Input Information            |                  |     |     |     |      |  |  |  |
| SCLK rising edge to CSB rising edge           | tscs             | 80  |     |     | ns   |  |  |  |
| SCLK pulse cycle time                         | tscy             | 200 |     |     | ns   |  |  |  |
| SCLK pulse width low                          | t <sub>SCL</sub> | 80  |     |     | ns   |  |  |  |
| SCLK pulse width high                         | t <sub>scн</sub> | 80  |     |     | ns   |  |  |  |
| SDIN to SCLK set-up time                      | t <sub>DSU</sub> | 40  |     |     | ns   |  |  |  |
| SCLK to SDIN hold time                        | t <sub>DHO</sub> | 40  |     |     | ns   |  |  |  |
| CSB pulse width low                           | t <sub>CSL</sub> | 40  |     |     | ns   |  |  |  |
| CSB pulse width high                          | t <sub>CSH</sub> | 40  |     |     | ns   |  |  |  |
| CSB rising to SCLK rising                     | t <sub>css</sub> | 40  |     |     | ns   |  |  |  |
| Pulse width of spikes that will be suppressed | t <sub>ps</sub>  | 0   |     | 5   | ns   |  |  |  |



### **CONTROL INTERFACE TIMING – 2-WIRE MODE**

2-wire mode is selected by connecting the MODE pin low.




Figure 7 Control Interface Timing – 2-Wire Serial Control Mode

#### **Test Conditions**

DCVDD=1.8V, DBVDD=AVDD1=AVDD2=3.3V, DGND=AGND1=AGND2=0V,  $T_A$ =+25°C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.

| PARAMETER                                     | SYMBOL          | MIN | TYP | MAX | UNIT |  |  |  |
|-----------------------------------------------|-----------------|-----|-----|-----|------|--|--|--|
| Program Register Input Information            |                 |     |     |     |      |  |  |  |
| SCLK Frequency                                |                 | 0   |     | 526 | kHz  |  |  |  |
| SCLK Low Pulse-Width                          | t <sub>1</sub>  | 1.3 |     |     | us   |  |  |  |
| SCLK High Pulse-Width                         | t <sub>2</sub>  | 600 |     |     | ns   |  |  |  |
| Hold Time (Start Condition)                   | t <sub>3</sub>  | 600 |     |     | ns   |  |  |  |
| Setup Time (Start Condition)                  | t4              | 600 |     |     | ns   |  |  |  |
| Data Setup Time                               | t <sub>5</sub>  | 100 |     |     | ns   |  |  |  |
| SDIN, SCLK Rise Time                          | t <sub>6</sub>  |     |     | 300 | ns   |  |  |  |
| SDIN, SCLK Fall Time                          | t <sub>7</sub>  |     |     | 300 | ns   |  |  |  |
| Setup Time (Stop Condition)                   | t <sub>8</sub>  | 600 |     |     | ns   |  |  |  |
| Data Hold Time                                | t <sub>9</sub>  |     |     | 900 | ns   |  |  |  |
| Pulse width of spikes that will be suppressed | t <sub>ps</sub> | 0   |     | 5   | ns   |  |  |  |



# INTERNAL POWER ON RESET CIRCUIT





Figure 8 Internal Power on Reset Circuit Schematic

The WM8983 includes an internal Power-On-Reset Circuit, as shown in Figure 8, which is used reset the digital logic into a default state after power up. The POR circuit is powered from AVDD1 and monitors DCVDD. It asserts PORB low if AVDD1 or DCVDD is below a minimum threshold.




#### Figure 9 Typical Power up Sequence Where AVDD1 is Powered Before DCVDD

Figure 9 shows a typical power-up sequence where AVDD1 comes up first. When AVDD1 goes above the minimum threshold,  $V_{pora}$ , there is enough voltage for the circuit to guarantee PORB is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Now AVDD1 is at full supply level. Next DCVDD rises to  $V_{pord_on}$  and PORB is released high and all registers are in their default state and writes to the control interface may take place.

On power down, where AVDD1 falls first, PORB is asserted low whenever AVDD1 drops below the minimum threshold  $V_{\rm pora\_off}.$ 



**Product Preview** 



#### Figure 10 Typical Power up Sequence Where DCVDD is Powered Before AVDD1

Figure 10 shows a typical power-up sequence where DCVDD comes up first. First it is assumed that DCVDD is already up to specified operating voltage. When AVDD1 goes above the minimum threshold,  $V_{pora}$ , there is enough voltage for the circuit to guarantee PORB is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. When AVDD1 rises to  $V_{pora_{on}}$ , PORB is released high and all registers are in their default state and writes to the control interface may take place.

On power down, where DCVDD falls first, PORB is asserted low whenever DCVDD drops below the minimum threshold  $V_{\text{pord\_off.}}$ 

| SYMBOL                | MIN | TYP | MAX | UNIT |
|-----------------------|-----|-----|-----|------|
| V <sub>pora</sub>     | 0.4 | 0.6 | 0.8 | V    |
| V <sub>pora_on</sub>  | 0.9 | 1.2 | 1.6 | V    |
| V <sub>pora_off</sub> | 0.4 | 0.6 | 0.8 | V    |
| V <sub>pord_on</sub>  | 0.5 | 0.7 | 0.9 | V    |
| V <sub>pord_off</sub> | 0.4 | 0.6 | 0.8 | V    |

Table 2 Typical POR Operation (typical values, not tested)

#### Notes:

- If AVDD1 and DCVDD suffer a brown-out (i.e. drop below the minimum recommended operating level but do not go below V<sub>pord\_off</sub> or V<sub>pord\_off</sub>) then the chip will not reset and will resume normal operation when the voltage is back to the recommended level again.
- The chip will enter reset at power down when AVDD1 or DCVDD falls below V<sub>pora\_off</sub> or V<sub>pord\_off</sub>. This may be important if the supply is turned on and off frequently by a power management system.
- 3. The minimum t<sub>por</sub> period is maintained even if DCVDD and AVDD1 have zero rise time. This specification is guaranteed by design rather than test.



# **DEVICE DESCRIPTION**

### INTRODUCTION

The WM8983 is a low power audio codec combining a high quality stereo audio DAC and ADC, with flexible line and microphone input and output processing.

#### FEATURES

The chip offers great flexibility in use, and so can support many different modes of operation as follows:

#### **MICROPHONE INPUTS**

Two pairs of stereo microphone inputs are provided, allowing a pair of stereo microphones to be pseudo-differentially connected, with user defined gain. The provision of the common mode input pin for each stereo input allows for rejection of common mode noise on the microphone inputs (level depends on gain setting chosen). A microphone bias is output from the chip which can be used to bias both microphones. The signal routing can be configured to allow manual adjustment of mic levels, or to allow the ALC loop to control the level of mic signal that is transmitted.

Total gain through the microphone paths of up to +55.25dB can be selected.

#### PGA AND ALC OPERATION

A programmable gain amplifier is provided in the input path to the ADC. This may be used manually or in conjunction with a mixed analogue/digital automatic level control (ALC) which keeps the recording volume constant.

#### LINE INPUTS (AUXL, AUXR)

AUXL and AUXR, can be used as a stereo line input or as an input for warning tones (or 'beeps') etc. These inputs can be summed into the record paths, along with the microphone preamp outputs, so allowing for mixing of audio with 'backing music' etc as required.

#### ADC

The stereo ADC uses a 24-bit high-order oversampling architecture to deliver optimum performance with low power consumption.

#### **HI-FI DAC**

The hi-fi DAC provides high quality audio playback suitable for all portable audio hi-fi type applications, including MP3 players, portable multimedia devices and portable disc players of all types.

#### **OUTPUT MIXERS**

Flexible mixing is provided on the outputs of the device. A stereo mixer is provided for the stereo headphone or line outputs, LOUT1/ROUT1, and additional summers on the OUT3/OUT4 outputs allow for an optional differential or stereo line output on these pins. Gain adjustment PGAs are provided for the LOUT1/ROUT1 and LOUT2/ROUT2 outputs, and signal switching is provided to allow for all possible signal combinations.



OUT3 and OUT4 can be configured to provide an additional stereo or mono differential lineout from the output of the DACs, the mixers or the input microphone boost stages. They can also provide a midrail reference for pseudo differential inputs to external amplifiers.

#### **AUDIO INTERFACES**

The WM8983 has a standard audio interface, to support the transmission of stereo data to and from the chip. This interface is a 3 wire standard audio interface which supports a number of audio data formats including:

- I<sup>2</sup>S
- DSP/PCM Mode (a burst mode in which LRC sync plus 2 data packed words are transmitted)
- MSB-First, left justified
- MSB-First, right justified

The interface can operate in master or slave modes.

#### **CONTROL INTERFACES**

To allow full software control over all features, the WM8983 offers a choice of 2 or 3 wire control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.

Selection of the mode is via the MODE pin. In 2 wire mode, the address of the device is fixed as 0011010.

#### **CLOCKING SCHEMES**

WM8983 offers the normal audio DAC clocking scheme operation, where 256fs MCLK is provided to the DAC and ADC.

A PLL is included which may be used to generate these clocks in the event that they are not available from the system controller. This PLL can accept a range of common input clock frequencies between 8MHz and 50MHz to generate high quality audio clocks. If this PLL is not required for generation of these clocks, it can be reconfigured to generate alternative clocks which may then be output on the GPIO pins and used elsewhere in the system.

#### **POWER CONTROL**

The design of the WM8983 has given much attention to power consumption without compromising performance. It operates at very low voltages, includes the ability to power off any unused parts of the circuitry under software control, and includes standby and power off modes.

#### **AUXILIARY ANALOG INPUT SUPPORT**

Additional stereo analog signals might be connected to the Line inputs of WM8983 (e.g. melody chip or FM radio), and the stereo signal listened to via headphones, or recorded, simultaneously if required.




### **INPUT SIGNAL PATH**

The WM8983 has a number of flexible analogue inputs. There are two input channels, Left and Right, each of which consists of an input PGA stage followed by a boost/mix stage which drives into the hi-fi ADC. Each input path has three input pins which can be configured in a variety of ways to accommodate single-ended, differential or dual differential microphones. There are two auxiliary input pins which can be fed into to the input boost/mix stage as well as driving into the output path. A bypass path exists from the output of the boost/mix stage into the output left/right mixers.

#### MICROPHONE INPUTS

The WM8983 can accommodate a variety of microphone configurations including single ended and pseudo differential inputs. The inputs to the left pseudo differential input PGA are LIP and L2. The inputs to the right pseudo differential input PGA are RIP and R2. LIN and RIN are used for a.c. coupled ground inputs.

In single-ended microphone input configuration the microphone signal should be input to LIN or RIN and the non-inverting input of the input PGA clamped to VMID.



#### Figure 11 Microphone Input PGA Circuit

| The input PGAs are | enabled by the | IPPGAENL/R register bits. |
|--------------------|----------------|---------------------------|
|                    |                |                           |

| REGISTER<br>ADDRESS | BIT | LABEL     | DEFAULT | DESCRIPTION                    |
|---------------------|-----|-----------|---------|--------------------------------|
| R2                  | 2   | INPPGAENL | 0       | Left channel input PGA enable  |
| Power               |     |           |         | 0 = disabled                   |
| Management          |     |           |         | 1 = enabled                    |
| 2                   | 3   | INPPGAENR | 0       | Right channel input PGA enable |
|                     |     |           |         | 0 = disabled                   |
|                     |     |           |         | 1 = enabled                    |

Table 3 Input PGA Enable Register Settings



| REGISTER<br>ADDRESS | BIT | LABEL      | DEFAULT | DESCRIPTION                                                                                               |
|---------------------|-----|------------|---------|-----------------------------------------------------------------------------------------------------------|
| R44<br>Input        | 0   | LIP2INPPGA | 1       | Connect LIP pin to left channel input PGA amplifier positive terminal.                                    |
| Control             |     |            |         | 0 = LIP not connected to input PGA                                                                        |
|                     |     |            |         | 1 = input PGA amplifier positive terminal<br>connected to LIP (constant input<br>impedance)               |
|                     | 1   | LIN2INPPGA | 1       | Connect LIN pin to left channel input PGA negative terminal.                                              |
|                     |     |            |         | 0 = LIN not connected to input PGA                                                                        |
|                     |     |            |         | 1 = LIN connected to input PGA amplifier<br>negative terminal.                                            |
|                     | 2   | L2_2INPPGA | 0       | Connect L2 pin to left channel input PGA positive terminal.                                               |
|                     |     |            |         | 0 = L2 not connected to input PGA                                                                         |
|                     |     |            |         | 1 = L2 connected to input PGA amplifier<br>positive terminal (constant input<br>impedance).               |
|                     | 4   | RIP2INPPGA | 1       | Connect RIP pin to right channel input PGA amplifier positive terminal.                                   |
|                     |     |            |         | 0 = RIP not connected to input PGA                                                                        |
|                     |     |            |         | 1 = right channel input PGA amplifier<br>positive terminal connected to RIP<br>(constant input impedance) |
|                     | 5   | RIN2INPPGA | 1       | Connect RIN pin to right channel input PGA negative terminal.                                             |
|                     |     |            |         | 0 = RIN not connected to input PGA                                                                        |
|                     |     |            |         | 1 = RIN connected to right channel input<br>PGA amplifier negative terminal.                              |
|                     | 6   | R2_2INPPGA | 0       | Connect R2 pin to right channel input PGA positive terminal.                                              |
|                     |     |            |         | 0 = R2 not connected to input PGA                                                                         |
|                     |     |            |         | 1 = R2 connected to input PGA amplifier<br>positive terminal (constant input<br>impedance).               |

**Table 4 Input PGA Control** 

#### INPUT PGA VOLUME CONTROLS

The input microphone PGAs have a gain range from -12dB to +35.25dB in 0.75dB steps. The gain from the LIN/RIN input to the PGA output and from the L2/R2 amplifier to the PGA output are always common and controlled by the register bits INPPGAVOLL/R[5:0]. These register bits also affect the LIP pin when LIP2INPPGA=1, the L2 pin when L2\_2INPPGA=1, the RIP pin when RIP2INPPGA=1 and the L2 pin when L2\_2INPPGA=1.

When the Automatic Level Control (ALC) is enabled the input PGA gains are controlled automatically and the INPPGAVOLL/R bits should not be used.



| REGISTER<br>ADDRESS                                       | BIT | LABEL       | DEFAULT        | DESCRIPTION                                                                                                                                                                     |
|-----------------------------------------------------------|-----|-------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R45<br>Left channel<br>input PGA<br>volume<br>control     | 5:0 | INPPGAVOLL  | 010000         | Left channel input PGA volume<br>000000 = -12dB<br>000001 = -11.25db<br>010000 = 0dB<br>111111 = +35.25dB                                                                       |
|                                                           | 6   | INPPGAMUTEL | 0              | Mute control for left channel input PGA:<br>0 = Input PGA not muted, normal<br>operation<br>1 = Input PGA muted (and disconnected<br>from the following input BOOST stage).     |
|                                                           | 7   | INPPGAZCL   | 0              | Left channel input PGA zero cross<br>enable:<br>0 = Update gain when gain register<br>changes<br>1 = Update gain on 1 <sup>st</sup> zero cross after<br>gain register write.    |
|                                                           | 8   | INPPGAVU    | Not<br>latched | INPPGA left and INPPGA right volume<br>do not update until a 1 is written to<br>INPPGAVU (in reg 45 or 46)<br>(See "Volume Updates" below)                                      |
| R46<br>Right<br>channel<br>input PGA<br>volume<br>control | 5:0 | INPPGAVOLR  | 010000         | Right channel input PGA volume<br>000000 = -12dB<br>000001 = -11.25db<br>010000 = 0dB<br>111111 = +35.25dB                                                                      |
|                                                           | 6   | INPPGAMUTER | 0              | Mute control for right channel input<br>PGA:<br>0 = Input PGA not muted, normal<br>operation<br>1 = Input PGA muted (and disconnected<br>from the following input BOOST stage). |
|                                                           | 7   | INPPGAZCR   | 0              | Right channel input PGA zero cross<br>enable:<br>0 = Update gain when gain register<br>changes<br>1 = Update gain on 1 <sup>st</sup> zero cross after<br>gain register write.   |
|                                                           | 8   | INPPGAVU    | Not<br>latched | INPPGA left and INPPGA right volume<br>do not update until a 1 is written to<br>INPPGAVU (in reg 45 or 46)<br>(See "Volume Updates" below)                                      |
| R32<br>ALC control<br>1                                   | 8:7 | ALCSEL      | 00             | ALC function select:<br>00 = ALC off<br>01 = ALC right only<br>10 = ALC left only<br>11 = ALC both on                                                                           |

Table 5 Input PGA Volume Control



#### **VOLUME UPDATES**

Volume settings will not be applied to the PGAs until a '1' is written to one of the INPPGAVU bits. This is to allow left and right channels to be updated at the same time, as shown in Figure 12.





Figure 12 Simultaneous Left and Right Volume Updates

If the volume is adjusted while the signal is a non-zero value, an audible click can occur as shown in Figure 13.





In order to prevent this click noise, a zero cross function is provided. When enabled, this will cause the PGA volume to update only when a zero crossing occurs, minimising click noise as shown in Figure 14.






Figure 14 Volume Update Using Zero Cross Detection

If there is a long period where no zero-crossing occurs, a timeout circuit in the WM8983 will automatically update the volume. The volume updates will occur between one and two timeout periods, depending on when the INPPGAVU bit is set as shown in Figure 15.




Figure 15 Volume Update after Timeout



#### **AUXILLIARY INPUTS**


There are two auxiliary inputs, AUXL and AUXR which can be used for a variety of purposes such as stereo line inputs or as a 'beep' input signal to be mixed with the outputs.

As signal inputs, AUXL/R inputs can be used as a line input to the input BOOST stage which has adjustable gain of -12dB to +6dB in 3dB steps, with an additional "off" state (i.e. not connected to ADC input). See the INPUT BOOST section for further details.

The AUXL/R inputs can also be mixed into the output channel mixers, with a gain of -15dB to +6dB plus off.

#### **INPUT BOOST**

Each of the stereo input PGA stages is followed by an input BOOST circuit. The input BOOST circuit has 3 selectable inputs: the input microphone PGA output, the AUX amplifier output and the L2/R2 input pin (can be used as a line input, bypassing the input PGA). These three inputs can be mixed together and have individual gain boost/adjust as shown in Figure 16.






Figure 16 Input Boost Stage

The input PGA paths can have a +20dB boost (PGABOOSTL/R=1), a 0dB pass through (PGABOOSTL/R=0) or be completely isolated from the input boost circuit (INPPGAMUTEL/R=1).

| REGISTER<br>ADDRESS                   | BIT | LABEL     | DEFAULT | DESCRIPTION                                                                                               |
|---------------------------------------|-----|-----------|---------|-----------------------------------------------------------------------------------------------------------|
| R47<br>Left Input<br>BOOST<br>control | 8   | PGABOOSTL | 1       | Boost enable for left channel input<br>PGA:<br>0 = PGA output has +0dB gain<br>through input BOOST stage. |
|                                       |     |           |         | 1 = PGA output has +20dB gain<br>through input BOOST stage.                                               |
| R48<br>Right Input                    | 8   | PGABOOSTR | 1       | Boost enable for right channel input PGA:                                                                 |
| BOOST<br>control                      |     |           |         | 0 = PGA output has +0dB gain<br>through input BOOST stage.                                                |
|                                       |     |           |         | 1 = PGA output has +20dB gain<br>through input BOOST stage.                                               |

Table 6 Input BOOST Stage Control

The Auxilliary amplifier path to the BOOST stages is controlled by the AUXL2BOOSTVOL[2:0] and AUXR2BOOSTVOL[2:0] register bits. When AUXL2BOOSTVOL/AUXR2BOOSTVOL=000 this path is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB.

The L2/R2 path to the BOOST stage is controlled by the LIP2BOOSTVOL[2:0] and the RIP2BOOSTVOL[2:0] register bits. When L2\_2BOOSTVOL/R2\_2BOOSTVOL=000 the L2/R2 input pin is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB.



#### **Product Preview**

| REGISTER<br>ADDRESS                            | BIT | LABEL         | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                     |
|------------------------------------------------|-----|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R42<br>OUT4 to ADC                             | 8:6 | OUT4_2ADCVOL  | 000     | Controls the OUT4 to ADC input<br>boost stage:<br>000=Path disabled (disconnected)<br>001=-12dB gain through boost<br>stage<br>010=-9dB gain through boost<br>stage<br><br>111=+6dB gain through boost<br>stage                                 |
|                                                | 5   | OUT4_2LNR     | 0       | OUT4 to L or R ADC input<br>0 = Right ADC input<br>1 = Left ADC input                                                                                                                                                                           |
| R47<br>Left channel<br>Input BOOST<br>control  | 2:0 | AUXL2BOOSTVOL | 000     | Controls the auxiliary amplifier to<br>the left channel input boost stage:<br>000=Path disabled (disconnected)<br>001=-12dB gain through boost<br>stage<br>010=-9dB gain through boost<br>stage<br><br>111=+6dB gain through boost<br>stage     |
|                                                | 6:4 | L2_2BOOSTVOL  | 000     | Controls the L2 pin to the left<br>channel input boost stage:<br>000=Path disabled (disconnected)<br>001=-12dB gain through boost<br>stage<br>010=-9dB gain through boost<br>stage<br><br>111=+6dB gain through boost<br>stage                  |
| R48<br>Right channel<br>Input BOOST<br>control | 2:0 | AUXR2BOOSTVOL | 000     | Controls the auxiliary amplifier to<br>the right channel input boost<br>stage:<br>000=Path disabled (disconnected)<br>001=-12dB gain through boost<br>stage<br>010=-9dB gain through boost<br>stage<br><br>111=+6dB gain through boost<br>stage |
|                                                | 6:4 | R2_2BOOSTVOL  | 000     | Controls the R2 pin to the right<br>channel input boost stage:<br>000=Path disabled (disconnected)<br>001=-12dB gain through boost<br>stage<br>010=-9dB gain through boost<br>stage<br><br>111=+6dB gain through boost<br>stage                 |

Table 7 Input BOOST Stage Control

The BOOST stage is enabled under control of the BOOSTEN register bit.



**Product Preview** 

| REGISTER<br>ADDRESS | BIT | LABEL    | DEFAULT | DESCRIPTION                      |
|---------------------|-----|----------|---------|----------------------------------|
| R2                  | 4   | BOOSTENL | 0       | Left channel Input BOOST enable  |
| Power               |     |          |         | 0 = Boost stage OFF              |
| management          |     |          |         | 1 = Boost stage ON               |
| 2                   | 5   | BOOSTENR | 0       | Right channel Input BOOST enable |
|                     |     |          |         | 0 = Boost stage OFF              |
|                     |     |          |         | 1 = Boost stage ON               |

**Table 8 Input BOOST Enable Control** 

#### **MICROPHONE BIASING CIRCUIT**

The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The MICBIAS voltage can be altered via the MBVSEL register bit. When MBVSEL=0, MICBIAS=0.9\*AVDD1 and when MBVSEL=1, MICBIAS=0.65\*AVDD1. The output can be enabled or disabled using the MICBEN control bit.

| REGISTER<br>ADDRESS   | BIT | LABEL  | DEFAULT | DESCRIPTION                               |
|-----------------------|-----|--------|---------|-------------------------------------------|
| R1                    | 4   | MICBEN | 0       | Microphone Bias Enable                    |
| Power<br>management 1 |     |        |         | 0 = OFF (high impedance output)<br>1 = ON |

Table 9 Microphone Bias Enable Control

| REGISTER<br>ADDRESS | BIT | LABEL  | DEFAULT | DESCRIPTION                     |
|---------------------|-----|--------|---------|---------------------------------|
| R44                 | 8   | MBVSEL | 0       | Microphone Bias Voltage Control |
| Input control       |     |        |         | 0 = 0.9 * AVDD1                 |
|                     |     |        |         | 1 = 0.65 * AVDD1                |

Table 10 Microphone Bias Voltage Control

The internal MICBIAS circuitry is shown in Figure 17. Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA.




Figure 17 Microphone Bias Schematic




#### ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8983 uses stereo multi-bit, oversampled sigma-delta ADCs. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD1. With a 3.3V supply voltage, the full scale level is  $1.0V_{rms}$ . Any voltage greater than full scale may overload the ADC and cause distortion.

#### ADC DIGITAL FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path for each ADC channel is illustrated in Figure 18.



#### Figure 18 ADC Digital Filter Path

The ADCs are enabled by the ADCENL/R register bit.

| REGISTER<br>ADDRESS | BIT | LABEL  | DEFAULT | DESCRIPTION               |
|---------------------|-----|--------|---------|---------------------------|
| R2                  | 0   | ADCENL | 0       | Enable ADC left channel:  |
| Power               |     |        |         | 0 = ADC disabled          |
| management 2        |     |        |         | 1 = ADC enabled           |
|                     | 1   | ADCENR | 0       | Enable ADC right channel: |
|                     |     |        |         | 0 = ADC disabled          |
|                     |     |        |         | 1 = ADC enabled           |

Table 11 ADC Enable Control

The polarity of the output signal can also be changed under software control using the ADCLPOL/ADCRPOL register bit. The oversampling rate of the ADC can be adjusted using the ADCOSR register bit. With ADCOSR=0 the oversample rate is 64x which gives lowest power operation and when ADCOSR=1 the oversample rate is 128x which gives best performance.

| REGISTER<br>ADDRESS | BIT | LABEL   | DEFAULT | DESCRIPTION                        |
|---------------------|-----|---------|---------|------------------------------------|
| R14                 | 0   | ADCLPOL | 0       | ADC left channel polarity adjust:  |
| ADC Control         |     |         |         | 0 = normal                         |
|                     |     |         |         | 1 = inverted                       |
|                     | 1   | ADCRPOL | 0       | ADC right channel polarity adjust: |
|                     |     |         |         | 0 = normal                         |
|                     |     |         |         | 1 = inverted                       |
|                     | 3   | ADCOSR  | 0       | ADC oversample rate select:        |
|                     |     |         |         | 0 = 64x (lower power)              |
|                     |     |         |         | 1 = 128x (best performance)        |

Table 12 ADC Control



#### SELECTABLE HIGH PASS FILTER

A selectable high pass filter is provided. To disable this filter set HPFEN=0. The filter has two modes controlled by HPFAPP. In Audio Mode (HPFAPP=0) the filter is first order, with a cut-off frequency of 3.7Hz. In Application Mode (HPFAPP=1) the filter is second order, with a cut-off frequency selectable via the HPFCUT register. The cut-off frequencies when HPFAPP=1 are shown in Table 14.

| REGISTER<br>ADDRESS | BIT | LABEL  | DEFAULT | DESCRIPTION                                                  |
|---------------------|-----|--------|---------|--------------------------------------------------------------|
| R14                 | 8   | HPFEN  | 1       | High Pass Filter Enable                                      |
| ADC Control         |     |        |         | 0 = disabled                                                 |
|                     |     |        |         | 1 = enabled                                                  |
|                     | 7   | HPFAPP | 0       | Select audio mode or application mode                        |
|                     |     |        |         | 0 = Audio mode ( $1^{st}$ order, fc = $\sim$ 3.7Hz)          |
|                     |     |        |         | 1 = Application mode (2 <sup>nd</sup> order, fc =<br>HPFCUT) |
|                     | 6:4 | HPFCUT | 000     | Application mode cut-off frequency                           |
|                     |     |        |         | See Table 14 for details.                                    |

Table 13 ADC Enable Control

| HPFCUT | SR=101/100 SR=011/010 SR=001/000 |          |     |     |       |     |     | 00   |     |  |
|--------|----------------------------------|----------|-----|-----|-------|-----|-----|------|-----|--|
| [2:0]  |                                  | fs (kHz) |     |     |       |     |     |      |     |  |
|        | 8                                | 11.025   | 12  | 16  | 22.05 | 24  | 32  | 44.1 | 48  |  |
| 000    | 82                               | 113      | 122 | 82  | 113   | 122 | 82  | 113  | 122 |  |
| 001    | 102                              | 141      | 153 | 102 | 141   | 153 | 102 | 141  | 153 |  |
| 010    | 131                              | 180      | 156 | 131 | 180   | 156 | 131 | 180  | 156 |  |
| 011    | 163                              | 225      | 245 | 163 | 225   | 245 | 163 | 225  | 245 |  |
| 100    | 204                              | 281      | 306 | 204 | 281   | 306 | 204 | 281  | 306 |  |
| 101    | 261                              | 360      | 392 | 261 | 360   | 392 | 261 | 360  | 392 |  |
| 110    | 327                              | 450      | 490 | 327 | 450   | 490 | 327 | 450  | 490 |  |
| 111    | 408                              | 563      | 612 | 408 | 563   | 612 | 408 | 563  | 612 |  |

Table 14 High Pass Filter Cut-off Frequencies (HPFAPP=1)

Note that the High Pass filter values (when HPFAPP=1) are calculated on the assumption that the SR register bits are set correctly for the actual sample rate as shown in Table 14.



#### **PROGRAMMABLE IIR NOTCH FILTER**

A programmable notch filter is provided. This filter has a variable centre frequency and bandwidth, programmable via two coefficients, a0 and a1. a0 and a1 are represented by the register bits NFA0[13:0] and NFA1[13:0]. Because these coefficient values require four register writes to setup there is an NFU (Notch Filter Update) flag which should be set only when all four registers are setup.

| REGISTER<br>ADDRESS | BIT | LABEL                                                      | DEFAULT                                        | DESCRIPTION                                                                                                          |  |  |
|---------------------|-----|------------------------------------------------------------|------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|--|--|
| R27                 | 6:0 | NFA0[13:7]                                                 | NFA0[13:7] 0 Notch Filter a0 coefficient, bits |                                                                                                                      |  |  |
| Notch Filter 1      | 7   | NFEN 0 Notch filter enable:<br>0 = Disabled<br>1 = Enabled |                                                |                                                                                                                      |  |  |
|                     | 8   | NFU                                                        | 0                                              | Notch filter update. The notch filter<br>values used internally only update<br>when one of the NFU bits is set high. |  |  |
| R28                 | 6:0 | NFA0[6:0]                                                  | 0                                              | Notch Filter a0 coefficient, bits [6:0]                                                                              |  |  |
| Notch Filter 2      | 8   | NFU                                                        | 0                                              | Notch filter update. The notch filter<br>values used internally only update<br>when one of the NFU bits is set high. |  |  |
| R29                 | 6:0 | NFA1[13:7]                                                 | 0                                              | Notch Filter a1 coefficient, bits [13:7]                                                                             |  |  |
| Notch Filter 3      | 8   | NFU                                                        | 0                                              | Notch filter update. The notch filter<br>values used internally only update<br>when one of the NFU bits is set high. |  |  |
| R30                 | 0-6 | NFA1[6:0]                                                  | 0                                              | Notch Filter a1 coefficient, bits [6:0]                                                                              |  |  |
| Notch Filter 4      | 8   | NFU                                                        | 0                                              | Notch filter update. The notch filter<br>values used internally only update<br>when one of the NFU bits is set high. |  |  |

**Table 15 Notch Filter Function** 

The coefficients are calculated as follows:

$$a_0 = \frac{1 - \tan(w_b / 2)}{1 + \tan(w_b / 2)}$$

$$a_1 = -(1 + a_0)\cos(w_0)$$

Where:

$$w_0 = 2\pi f_c / f_s$$

$$w_b = 2\pi f_b / f_s$$

 $f_c$  = centre frequency in Hz,  $f_b$  = -3dB bandwidth in Hz,  $f_s$  = sample frequency in Hz

The actual register values can be determined from the coefficients as follows:

NFA0 =  $-a0 \times 2^{13}$ NFA1 =  $-a1 \times 2^{12}$ 

#### DIGITAL ADC VOLUME CONTROL

The output of the ADCs can be digitally attenuated over a range from -127dB to 0dB in 0.5dB steps. The gain for a given eight-bit code X is given by:

 $0.5 \times (G-255) \text{ dB}$  for  $1 \le G \le 255$ ; MUTE for G = 0



| REGISTER<br>ADDRESS | BIT | LABEL   | DEFAULT        | DESCRIPTION                                                                                       |
|---------------------|-----|---------|----------------|---------------------------------------------------------------------------------------------------|
| R15                 | 7:0 | ADCLVOL | 11111111       | Left ADC Digital Volume Control                                                                   |
| Left channel        |     | [7:0]   | (0dB)          | 0000 0000 = Digital Mute                                                                          |
| ADC Digital         |     |         |                | 0000 0001 = -127dB                                                                                |
| Volume              |     |         |                | 0000 0010 = -126.5dB                                                                              |
|                     |     |         |                | 0.5dB steps up to                                                                                 |
|                     |     |         |                | 1111 1111 = 0dB                                                                                   |
|                     | 8   | ADCVU   | Not<br>latched | ADC left and ADC right volume do not<br>update until a 1 is written to ADCVU (in<br>reg 15 or 16) |
| R16                 | 7:0 | ADCRVOL | 11111111       | Right ADC Digital Volume Control                                                                  |
| Right channel       |     | [7:0]   | (0dB)          | 0000 0000 = Digital Mute                                                                          |
| ADC Digital         |     |         |                | 0000 0001 = -127dB                                                                                |
| Volume              |     |         |                | 0000 0010 = -126.5dB                                                                              |
|                     |     |         |                | 0.5dB steps up to                                                                                 |
|                     |     |         |                | 1111 1111 = 0dB                                                                                   |
|                     | 8   | ADCVU   | Not<br>latched | ADC left and ADC right volume do not<br>update until a 1 is written to ADCVU (in<br>reg 15 or 16) |

Table 16 ADC Digital Volume Control



### **INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)**

The WM8983 has an automatic PGA gain control circuit, which can function as an input peak limiter or as an automatic level control (ALC).

In input peak limiter mode (ALCMODE bit = 1), a digital peak detector detects when the input signal goes above a predefined level and will ramp the PGA gain down to prevent the signal becoming too large for the input range of the ADC. When the signal returns to a level below the threshold, the PGA gain is slowly returned to its starting level. The peak limiter cannot increase the PGA gain above its static level.




Figure 19 Input Peak Limiter Operation

In ALC mode (ALCMODE bit = 0) the circuit aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary.






Figure 20 ALC Operation

The ALC/Limiter function is enabled by setting the register bit ALCSEL. When enabled, the recording volume can be programmed between –6dB and –28.5dB (relative to ADC full scale) using the ALCLVL register bits. An upper limit for the PGA gain can be imposed by setting the ALCMAX control bits and a lower limit for the PGA gain can be imposed by setting the ALCMIN control bits.

ALCHLD, ALCDCY and ALCATK control the hold, decay and attack times, respectively:

**Hold** time is the time delay between the peak level detected being below target and the PGA gain beginning to ramp up. It can be programmed in power-of-two  $(2^n)$  steps, e.g. 2.67ms, 5.33ms, 10.67ms etc. up to 43.7s. Alternatively, the hold time can also be set to zero. The hold time is not active in limiter mode (ALCMODE = 1). The hold time only applies to gain ramp-up, there is no delay before ramping the gain down when the signal level is above target.

**Decay** (Gain Ramp-Up) Time is the time that it takes for the PGA gain to ramp up and is given as a time per gain step, time per 6dB change and time to ramp up over 90% of it's range. The decay time can be programmed in power-of-two (2<sup>n</sup>) steps, from 3.3ms/6dB, 6.6ms/6dB, 13.1ms/6dB, etc. to 3.36s/6dB.

Attack (Gain Ramp-Down) Time is the time that it takes for the PGA gain to ramp down and is given as a time per gain step, time per 6dB change and time to ramp down over 90% of it's range. The attack time can be programmed in power-of-two (2<sup>n</sup>) steps, from 832us/6dB, 1.66ms/6dB, 3.328us/6dB, etc. to 852ms/6dB.

NB, In peak limiter mode the gain control circuit runs approximately 4x faster to allow reduction of fast peaks. Attack and Decay times for peak limiter mode are given below.

The hold, decay and attack times given in Table 17 are constant across sample rates so long as the SR bits are set correctly. E.g. when sampling at 48kHz the sample rates stated in Table 17 will only be correct if the SR bits are set to 000 (48kHz). If the actual sample rate was only 44.1kHz then the hold, decay and attack times would be scaled down by 44.1/48.

Note: Zero cross function can affect these time constants, and is not recommended for use during ALC operation.



| REGISTER<br>ADDRESS     | BIT | LABEL               | DEFAULT               | DESCRIPTION                                                                                                                                                                      |
|-------------------------|-----|---------------------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R32<br>ALC Control<br>1 | 8:7 | ALCSEL              | 00                    | ALC function select<br>00 = ALC disabled<br>01 = Right channel ALC enabled<br>10 = Left channel ALC enabled<br>11 = Both channels ALC enabled                                    |
|                         | 5:3 | ALCMAXGAIN<br>[2:0] | 111<br>(+35.25dB)     | Set Maximum Gain of PGA<br>111 = +35.25dB<br>110 = +29.25dB<br>101 = +23.25dB<br>100 = +17.25dB<br>011 = +11.25dB<br>010 = +5.25dB<br>001 = -0.75dB<br>000 = -6.75dB             |
|                         | 2:0 | ALCMINGAIN<br>[2:0] | 000 (-12dB)           | Set minimum gain of PGA<br>000 = -12dB<br>001 = -6dB<br>010 = 0dB<br>011 = +6dB<br>100 = +12dB<br>101 = +18dB<br>110 = +24dB<br>111 = +30dB                                      |
| R33<br>ALC Control<br>2 | 7:4 | ALCHLD<br>[3:0]     | 0000<br>(0ms)         | ALC hold time before gain is<br>increased.<br>0000 = 0ms<br>0001 = 2.67ms<br>0010 = 5.33ms<br>(time doubles with every step)<br>1111 = 43.691s                                   |
|                         | 3:0 | ALCLVL<br>[3:0]     | 1011<br>(-12dB)       | ALC target – sets signal level at ADC<br>input<br>1111 = -1.5dBFS<br>1110 = -1.5dBFS<br>1101 = -3dBFS<br>1100 = -4.5dBFS<br>(-1.5dB steps)<br>0001 = -21dBFS<br>0000 = -22.5dBFS |
|                         | 8   | ALCZC               | 0 (zero<br>cross off) | ALC uses zero cross detection circuit.<br>(not recommended for use with ALC)                                                                                                     |



Product Preview

| <b></b>     | 1   |         | 1                                       | 1                                |             |                  |                 |
|-------------|-----|---------|-----------------------------------------|----------------------------------|-------------|------------------|-----------------|
| R34         | 8   | ALCMODE | 0                                       |                                  | ines the Al | C mode of        |                 |
| ALC Control |     |         |                                         | operatio                         |             |                  |                 |
| 3           |     |         |                                         | 0 = ALC mode                     |             |                  |                 |
|             |     |         |                                         |                                  | iter mode.  |                  |                 |
| 7:4         | 7:4 | ALCDCY  | 0011                                    | Decay (gain ramp-up) time        |             |                  |                 |
|             |     | [3:0]   | (13ms/6dB)                              | (ALCMODE ==0)                    |             |                  |                 |
|             |     |         |                                         |                                  | Per         | Per              | 90% of          |
|             |     |         |                                         |                                  | step        | 6dB              | range           |
|             |     |         |                                         | 0000                             | 410us       | 3.3ms            | 24ms            |
|             |     |         |                                         | 0001                             | 820us       | 6.6ms            | 48ms            |
|             |     |         |                                         | 0010                             | 1.64ms      | 13.1ms           | 192ms           |
|             |     |         |                                         | (time                            | e doubles v | vith every s     | tep)            |
|             |     |         |                                         | 1010                             | 420ms       | 3.36s            | 24.576s         |
|             |     |         |                                         | or                               |             |                  |                 |
|             |     |         | 0011                                    | higher                           | (           |                  |                 |
|             |     |         | 0011                                    | -                                | (gain ramp∙ | -up) time        |                 |
|             |     |         | (2.9ms/6dB)                             | (ALCIM                           | ODE ==1)    | D                | 000/ 6          |
|             |     |         |                                         |                                  | Per<br>step | Per<br>6dB       | 90% of<br>range |
|             |     |         |                                         | 0000                             |             |                  | 5.26ms          |
|             |     |         |                                         | 0000                             | 90.8us      | 726.4us<br>1.453 | 10.53           |
|             |     |         |                                         | 0001                             | 181.6us     | 1.453<br>ms      | 10.53<br>ms     |
|             |     |         |                                         | 0010                             | 363.2us     | 2.905            | 21.06           |
|             |     |         |                                         | 0010                             | 000.Zu3     | ms               | ms              |
|             |     |         |                                         | (time                            | e doubles v |                  | -               |
|             |     |         |                                         | 1010                             | 93ms        | 744ms            | 5.39s           |
|             | 3:0 | ALCATK  | 0010                                    | ALC attack (gain ramp-down) time |             |                  |                 |
|             | 0.0 | [3:0]   | (832us/6dB)                             | (ALCMODE == $0$ )                |             |                  |                 |
|             |     | []      | ( , , , , , , , , , , , , , , , , , , , | <b>V</b> -                       | Per         | Per              | 90% of          |
|             |     |         |                                         |                                  | step        | 6dB              | range           |
|             |     |         |                                         | 0000                             | 104us       | 832us            | 6ms             |
|             |     |         |                                         | 0001                             | 208us       | 1.664            | 12ms            |
|             |     |         |                                         |                                  |             | ms               |                 |
|             |     |         |                                         | 0010                             | 416us       | 3.328            | 24.1ms          |
|             |     |         |                                         |                                  |             | ms               |                 |
|             |     |         |                                         | (time doubles with every step)   |             |                  |                 |
|             |     |         |                                         | 1010                             | 106ms       | 852ms            | 6.18s           |
|             |     |         |                                         | or                               |             |                  |                 |
|             |     |         |                                         | higher                           |             |                  |                 |
|             |     |         | 0010                                    | ALC attack (gain ramp-down) time |             |                  |                 |
|             |     |         | (182us/6dB)                             | (ALCM                            | ODE == 1)   | _                |                 |
|             |     |         |                                         |                                  | Per         | Per              | 90% of          |
|             |     |         |                                         | 0000                             | step        | 6dB              | range           |
|             |     |         |                                         | 0000                             | 22.7us      | 182.4us          | 1.31ms          |
|             |     |         |                                         | 0001                             | 45.4us      | 363.2us          | 2.62ms          |
|             |     |         |                                         | 0010 90.8us 726.4us 5.26ms       |             |                  |                 |
|             |     |         |                                         | (time doubles with every step)   |             |                  |                 |
|             |     |         |                                         | 1010                             | 23.2ms      | 186ms            | 1.348s          |

Table 17 ALC Control Registers

When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the INPPGAVOLL/R register bits.



### MINIMUM AND MAXIMUM GAIN

The ALCMINGAIN and ALCMAXGAIN register sets the minimum/maximum gain value that the PGA can be set to whilst under the control of the ALC. This has no effect on the PGA when ALC is not enabled.

### PEAK LIMITER

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (-1.16dB), the PGA gain is ramped down at the maximum attack rate (as when ALCATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

**Note:** If ALCATK = 0000, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used.

### NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM8983 has a noise gate function that prevents noise pumping by comparing the signal level at the input pins against a noise gate threshold, NGTH. The noise gate cuts in when:

Signal level at ADC [dBFS] < NGTH [dBFS] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

Signal level at input pin [dBFS] < NGTH [dBFS]

The PGA gain is then held constant (preventing it from ramping up as it normally would when the signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 6dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set–up of the function. The noise gate only operates in conjunction with the ALC and cannot be used in limiter mode.

| REGISTER<br>ADDRESS | BIT | LABEL  | DEFAULT | DESCRIPTION                |
|---------------------|-----|--------|---------|----------------------------|
| R35                 | 2:0 | NGTH   | 000     | Noise gate threshold:      |
| ALC Noise Gate      |     |        |         | 000 = -39dB                |
| Control             |     |        |         | 001 = -45dB                |
|                     |     |        |         | 010 = -51db                |
|                     |     |        |         | … (6dB steps)              |
|                     |     |        |         | 111 = -81dB                |
|                     | 3   | NGATEN | 0       | Noise gate function enable |
|                     |     |        |         | 1 = enable                 |
|                     |     |        |         | 0 = disable                |

Table 18 ALC Noise Gate Control



## **OUTPUT SIGNAL PATH**

The WM8983 output signal paths consist of digital application filters, up-sampling filters, stereo Hi-Fi DACs, analogue mixers, stereo headphone and stereo line/mono/midrail output drivers. The digital filters and DAC are enabled by register bits DACENL And DACENR. The mixers and output drivers can be separately enabled by individual control bits (see Analogue Outputs). Thus it is possible to utilise the analogue mixing and amplification provided by the WM8983, irrespective of whether the DACs are running or not.

The WM8983 DACs receive digital input data on the DACDAT pin. The digital filter block processes the data to provide the following functions:

- Digital volume control
- Graphic equaliser
- A digital peak limiter.
- Sigma-Delta Modulation

High performance sigma-delta audio DAC converts the digital data into an analogue signal.




Figure 21 DAC Digital Filter Path

The analogue outputs from the DACs can then be mixed with the aux analogue inputs and the ADC analogue inputs. The mix is fed to the output drivers for headphone (LOUT1/ROUT1, LOUT2/ROUT2) or line (OUT3/OUT4). OUT3 and OUT4 have additional mixers which allow them to output different signals to the headphone and line outputs.

### DIGITAL PLAYBACK (DAC) PATH

Digital data is passed to the WM8983 via the flexible audio interface and is then passed through a variety of advanced digital filters as shown in Figure 21 to the hi-fi DACs. The DACs are enabled by the DACENL/R register bits.

| REGISTER<br>ADDRESS | BIT | LABEL  | DEFAULT | DESCRIPTION              |
|---------------------|-----|--------|---------|--------------------------|
| R3                  | 0   | DACENL | 0       | Left channel DAC enable  |
| Power               |     |        |         | 0 = DAC disabled         |
| Management 3        |     |        |         | 1 = DAC enabled          |
|                     | 1   | DACENR | 0       | Right channel DAC enable |
|                     |     |        |         | 0 = DAC disabled         |
|                     |     |        |         | 1 = DAC enabled          |

Table 19 DAC Enable Control

The WM8983 also has a Soft Mute function, which when enabled, gradually attenuates the volume of the digital signal to zero. When disabled, the gain will ramp back up to the digital gain setting. This function is enabled by default. To play back an audio signal, it must first be disabled by setting the SOFTMUTE bit to zero.



| REGISTER<br>ADDRESS | BIT | LABEL    | DEFAULT | DESCRIPTION                            |
|---------------------|-----|----------|---------|----------------------------------------|
| R10                 | 0   | DACPOL   | 0       | Left DAC output polarity:              |
| DAC Control         |     |          |         | 0 = non-inverted                       |
|                     |     |          |         | 1 = inverted (180 degrees phase shift) |
|                     | 1   | DACRPOL  | 0       | Right DAC output polarity:             |
|                     |     |          |         | 0 = non-inverted                       |
|                     |     |          |         | 1 = inverted (180 degrees phase shift) |
|                     | 2   | AMUTE    | 0       | Automute enable                        |
|                     |     |          |         | 0 = Amute disabled                     |
|                     |     |          |         | 1 = Amute enabled                      |
|                     | 3   | DACOSR   | 0       | DAC oversampling rate:                 |
|                     |     |          |         | 0 = 64x (lowest power)                 |
|                     |     |          |         | 1 = 128x (best performance)            |
|                     | 6   | SOFTMUTE | 0       | Softmute enable:                       |
|                     |     |          |         | 0 = Enabled                            |
|                     |     |          |         | 1 = Disabled                           |

### Table 20 DAC Control Register

The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital interpolation filters. The bitstream data enters the multi-bit, sigma-delta DACs, which convert it to a high quality analogue audio signal. The multi-bit DAC architecture reduces high frequency noise and sensitivity to clock jitter. It also uses a Dynamic Element Matching technique for high linearity and low distortion.

The DAC output phase defaults to non-inverted. Setting DACLPOL will invert the DAC output phase on the left channel and DACRPOL inverts the phase on the right channel.

## AUTO-MUTE

The DAC has an auto-mute function which applies an analogue mute when 1024 consecutive zeros are detected. The mute is released as soon as a non-zero sample is detected. Auto-mute can be disabled using the AMUTE control bit.

## DIGITAL HI-FI DAC VOLUME (GAIN) CONTROL

The signal volume from each Hi-Fi DAC can be controlled digitally. The gain range is -127dB to 0dB in 0.5dB steps. The level of attenuation for an eight-bit code X is given by:

 $0.5 \times (X-255) \text{ dB}$  for  $1 \le X \le 255$ ; MUTE for X = 0



| REGISTER<br>ADDRESS | BIT | LABEL   | DEFAULT        | DESCRIPTION                                                         |
|---------------------|-----|---------|----------------|---------------------------------------------------------------------|
| R11                 | 7:0 | DACLVOL | 11111111       | Left DAC Digital Volume Control                                     |
| Left DAC            |     | [7:0]   | (0dB)          | 0000 0000 = Digital Mute                                            |
| Digital Volume      |     |         |                | 0000 0001 = -127dB                                                  |
|                     |     |         |                | 0000 0010 = -126.5dB                                                |
|                     |     |         |                | 0.5dB steps up to                                                   |
|                     |     |         |                | 1111 1111 = 0dB                                                     |
|                     | 8   | DACVU   | Not<br>latched | DAC left and DAC right volume do not update until a 1 is written to |
|                     |     |         |                | DACVU (in reg 11 or 12)                                             |
| R12                 | 7:0 | DACRVOL | 11111111       | Right DAC Digital Volume Control                                    |
| Right DAC           |     | [7:0]   | (0dB)          | 0000 0000 = Digital Mute                                            |
| Digital Volume      |     |         |                | 0000 0001 = -127dB                                                  |
|                     |     |         |                | 0000 0010 = -126.5dB                                                |
|                     |     |         |                | 0.5dB steps up to                                                   |
|                     |     |         |                | 1111 1111 = 0dB                                                     |
|                     | 8   | DACVU   | Not            | DAC left and DAC right volume do                                    |
|                     |     |         | latched        | not update until a 1 is written to DACVU (in reg 11 or 12)          |

Table 21 DAC Digital Volume Control

**Note:** An additional gain of up to 12dB can be added using the gain block embedded in the digital peak limiter circuit (see DAC OUTPUT LIMITER section).

### **5-BAND EQUALISER**

A 5-band graphic equaliser function which can be used to change the output frequency levels to suit the environment. This can be applied to the ADC or DAC path and is described in the 5-BAND EQUALISER section for further details on this feature.

### **3-D ENHANCEMENT**

The WM8983 has an advanced digital 3-D enhancement feature which can be used to vary the perceived stereo separation of the left and right channels. Like the 5-band equaliser this feature can be applied to either the ADC record path or the DAC plaback path but not both simultaneously. Refer to the 3-D STEREO ENHANCEMENT section for further details on this feature.

## DAC DIGITAL OUTPUT LIMITER

The WM8983 has a digital output limiter function. The operation of this is shown in Figure 22. In this diagram the upper graph shows the envelope of the input/output signals and the lower graph shows the gain characteristic.






Figure 22 DAC Digital Limiter Operation

The limiter has a programmable upper threshold which is close to 0dB. Referring to Figure 22, in normal operation (LIMBOOST=000 => limit only) signals below this threshold are unaffected by the limiter. Signals above the upper threshold are attenuated at a specific attack rate (set by the LIMATK register bits) until the signal falls below the threshold. The limiter also has a lower threshold 1dB below the upper threshold. When the signal falls below the lower threshold the signal is amplified at a specific decay rate (controlled by LIMDCY register bits) until a gain of 0dB is reached. Both threshold levels are controlled by the LIMLVL register bits. The upper threshold is 0.5dB above the value programmed by LIMLVL and the lower threshold is 0.5dB below the LIMLVL value.

## **VOLUME BOOST**

The limiter has programmable upper gain which boosts signals below the threshold to compress the dynamic range of the signal and increase its perceived loudness. This operates as an ALC function with limited boost capability. The volume boost is from 0dB to +12dB in 1dB steps, controlled by the LIMBOOST register bits.

The output limiter volume boost can also be used as a stand alone digital gain boost when the limiter is disabled.



| REGISTER<br>ADDRESS                        | BIT | LABEL    | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                                                                                                                            |
|--------------------------------------------|-----|----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R24<br>DAC digital<br>limiter control<br>1 | 3:0 | LIMATK   | 0010    | Limiter Attack time (per 6dB gain<br>change) for 44.1kHz sampling. Note<br>that these are proportionally related to<br>sample rate.<br>0000 = 94us<br>0001 = 188s<br>0010 = 375us<br>0011 = 750us<br>0100 = 1.5ms<br>0101 = 3ms<br>0110 = 6ms<br>0111 = 12ms<br>1000 = 24ms<br>1001 = 48ms<br>1010 = 96ms<br>1011 to 1111 = 192ms                      |
|                                            | 7:4 | LIMDCY   | 0011    | Limiter Decay time (per 6dB gain<br>change) for 44.1kHz sampling. Note<br>that these are proportionally related to<br>sample rate:<br>0000 = 750us<br>0001 = 1.5ms<br>0010 = 3ms<br>0010 = 3ms<br>0010 = 12ms<br>0100 = 12ms<br>0101 = 24ms<br>0111 = 96ms<br>1000 = 192ms<br>1000 = 192ms<br>1001 = 384ms<br>1010 = 768ms<br>1011 to $1111 = 1.536$ s |
|                                            | 8   | LIMEN    | 0       | Enable the DAC digital limiter:<br>0 = disabled<br>1 = enabled                                                                                                                                                                                                                                                                                         |
| R25<br>DAC digital<br>limiter control<br>2 | 3:0 | LIMBOOST | 0000    | Limiter volume boost (can be used as a<br>stand alone volume boost when<br>LIMEN=0):<br>0000 = 0dB<br>0001 = +1dB<br>0010 = +2dB<br>0011 = +3dB<br>0100 = +4dB<br>0101 = +5dB<br>0110 = +6dB<br>0111 = +7dB<br>1000 = +8dB<br>1001 = +9dB<br>1010 = +10dB<br>1011 = +11dB<br>1100 = +12dB<br>1101 to 1111 = reserved                                   |
|                                            | 6:4 | LIMLVL   | 000     | Programmable signal threshold level<br>(determines level at which the limiter<br>starts to operate)<br>000 = -1dB<br>001 = -2dB<br>010 = -3dB<br>011 = -4dB<br>100 = -5dB<br>101 to 111 = -6dB                                                                                                                                                         |

Table 22 DAC Digital Limiter Control



### **5-BAND GRAPHIC EQUALISER**

A 5-band graphic equaliser is provided, which can be applied to the ADC or DAC path, together with 3D enhancement, under control of the EQ3DMODE register bit. The ADCs and DACs should be disabled before changing the AQ3DMODE bit.

| REGISTER<br>ADDRESS | BIT | LABEL    | DEFAULT | DESCRIPTION                                             |
|---------------------|-----|----------|---------|---------------------------------------------------------|
| R18<br>EQ Control 1 | 8   | EQ3DMODE | 1       | 0 = Equaliser and 3D Enhancement<br>applied to ADC path |
|                     |     |          |         | 1 = Equaliser and 3D Enhancement<br>applied to DAC path |

Table 23 EQ and 3D Enhancement DAC or ADC Path Select

The equaliser consists of low and high frequency shelving filters (Band 1 and 5) and three peak filters for the centre bands. Each has adjustable cut-off or centre frequency, and selectable boost (+/- 12dB in 1dB steps). The peak filters have selectable bandwidth.

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT        | DESCRIPTION                                                                      |
|---------------------|-----|-------|----------------|----------------------------------------------------------------------------------|
| R18<br>EQ Band 1    | 4:0 | EQ1G  | 01100<br>(0dB) | Band 1 Gain Control. See Table 29 for details.                                   |
| Control             | 6:5 | EQ1C  | 01             | Band 1 Cut-off Frequency:<br>00 = 80Hz<br>01 = 105Hz<br>10 = 135Hz<br>11 = 175Hz |

Table 24 EQ Band 1 Control

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT        | DESCRIPTION                                                                      |
|---------------------|-----|-------|----------------|----------------------------------------------------------------------------------|
| R19<br>EQ Band 2    | 4:0 | EQ2G  | 01100<br>(0dB) | Band 2 Gain Control. See Table 29 for details.                                   |
| Control             | 6:5 | EQ2C  | 01             | Band 2 Centre Frequency:<br>00 = 230Hz<br>01 = 300Hz<br>10 = 385Hz<br>11 = 500Hz |
|                     | 8   | EQ2BW | 0              | Band 2 Bandwidth Control<br>0 = narrow bandwidth<br>1 = wide bandwidth           |

Table 25 EQ Band 2 Control

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT        | DESCRIPTION                                                                        |
|---------------------|-----|-------|----------------|------------------------------------------------------------------------------------|
| R20<br>EQ Band 3    | 4:0 | EQ3G  | 01100<br>(0dB) | Band 3 Gain Control. See Table 29 for details.                                     |
| Control             | 6:5 | EQ3C  | 01             | Band 3 Centre Frequency:<br>00 = 650Hz<br>01 = 850Hz<br>10 = 1.1kHz<br>11 = 1.4kHz |
|                     | 8   | EQ3BW | 0              | Band 3 Bandwidth Control<br>0 = narrow bandwidth<br>1 = wide bandwidth             |

Table 26 EQ Band 3 Control



Product Preview

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT        | DESCRIPTION                                                                          |
|---------------------|-----|-------|----------------|--------------------------------------------------------------------------------------|
| R21<br>EQ Band 4    | 4:0 | EQ4G  | 01100<br>(0dB) | Band 4 Gain Control. See Table 29 for details                                        |
| Control             | 6:5 | EQ4C  | 01             | Band 4 Centre Frequency:<br>00 = 1.8kHz<br>01 = 2.4kHz<br>10 = 3.2kHz<br>11 = 4.1kHz |
|                     | 8   | EQ4BW | 0              | Band 4 Bandwidth Control<br>0 = narrow bandwidth<br>1 = wide bandwidth               |

Table 27 EQ Band 4 Control

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT        | DESCRIPTION                                                                          |
|---------------------|-----|-------|----------------|--------------------------------------------------------------------------------------|
| R22<br>EQ Band 5    | 4:0 | EQ5G  | 01100<br>(0dB) | Band 5 Gain Control. See Table 29 for details.                                       |
| Gain Control        | 6:5 | EQ5C  | 01             | Band 5 Cut-off Frequency:<br>00 = 5.3kHz<br>01 = 6.9kHz<br>10 = 9kHz<br>11 = 11.7kHz |

Table 28 EQ Band 5 Control

| GAIN REGISTER  | GAIN     |
|----------------|----------|
| 00000          | +12dB    |
| 00001          | +11dB    |
| 00010          | +10dB    |
| 00011          | +9dB     |
| 00100          | +8dB     |
| 00101          | +7dB     |
| 00110          | +6dB     |
| 00111          | +5dB     |
| 01000          | +4dB     |
| 01001          | +3dB     |
| 01010          | +2dB     |
| 01011          | +1dB     |
| 01100          | 0dB      |
| 01101          | -1dB     |
| 11000          | -12dB    |
| 11001 to 11111 | Reserved |

Table 29 Gain Register Table

See also Figure 51 to Figure 68 for equaliser and high pass filter responses.



## **3D STEREO ENHANCEMENT**

The WM8983 has a digital 3D enhancement option to increase the perceived separation between the left and right channels. Selection of 3D for record or playback is controlled by register bit EQ3DMODE. Switching this bit from record to playback or from playback to record may only be done when ADC and DAC are disabled. The WM8983 control interface will only allow EQ3DMODE to be changed when ADC and DAC are disabled (ie ADCENL = 0, ADCENR = 0, DACENL = 0 and DACENR = 0).

The DEPTH3D setting controls the degree of stereo expansion.

When 3D enhancement is used, it may be necessary to attenuate the signal by 6dB to avoid limiting.

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                    |
|---------------------|-----|--------------|---------|--------------------------------|
| R41 (29h)           | 3:0 | DEPTH3D[3:0] | 0000    | Stereo depth                   |
| 3D Control          |     |              |         | 0000: 0% (minimum 3D effect)   |
|                     |     |              |         | 0001: 6.67%                    |
|                     |     |              |         | 0010: 13.33                    |
|                     |     |              |         | 0011: 20.00                    |
|                     |     |              |         | 0100: 26.67                    |
|                     |     |              |         | 0101: 33.33                    |
|                     |     |              |         | 0110: 40.0                     |
|                     |     |              |         | 0111: 46.67                    |
|                     |     |              |         | 1000: 53.33                    |
|                     |     |              |         | 1001: 60.00                    |
|                     |     |              |         | 1010: 66.67                    |
|                     |     |              |         | 1011: 73.33                    |
|                     |     |              |         | 1100: 80.00                    |
|                     |     |              |         | 1101: 86.67                    |
|                     |     |              |         | 1110: 93.3%                    |
|                     |     |              |         | 1111: 100% (maximum 3D effect) |

**Table 30 3D Stereo Enhancement Function** 

# ANALOGUE OUTPUTS

The WM8983 has three sets of stereo analogue outputs. These are:

- LOUT1 and ROUT1 which are normally used to drive a headphone load.
- LOUT2 and ROUT2 which can be used as speaker, headphone or line drivers.
- OUT3 and OUT4 can be configured as a stereo line out (OUT3 is left output and OUT4 is right output). OUT4 can also be used to provide a mono mix of left and right channels.

The outputs LOUT2, ROUT2 OUT3 and OUT4 are powered from AVDD2 and are capable of driving a 1V rms signal (AVDD1/3.3) in non-boost mode and AVDD1\*1.5/3.3 in boost mode.

LOUT1 and ROUT1 are supplied from AVDD1 and can drive out a 1V rms signal (AVDD1/3.3).

LOUT1, ROUT1, LOUT2 and ROUT2 have individual analogue volume PGAs with -57dB to +6dB gain ranges.

There are four output mixers in the output signal path, the left and right channel mixers which control the signals to headphone (and optionally the line outputs) and also dedicated OUT3 and OUT4 mixers.



### LEFT AND RIGHT OUTPUT CHANNEL MIXERS

The left and right output channel mixers are shown in Figure 23. These mixers allow the AUX inputs, the ADC bypass and the DAC left and right channels to be combined as desired. This allows a mono mix of the DAC channels to be performed as well as mixing in external line-in from the AUX or speech from the input bypass path.

The AUX and bypass inputs have individual volume control from -15dB to +6dB and the DAC volume can be adjusted in the digital domain if required. The output of these mixers is connected to the headphone outputs (LOUT1, ROUT1, LOUT2 and ROUT2) and can optionally be connected to the OUT3 and OUT4 mixers.




Figure 23 Left/Right Output Channel Mixers



| REGISTER<br>ADDRESS                 | BIT | LABEL      | DEFAULT | DESCRIPTION                                                                                                                                                              |
|-------------------------------------|-----|------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R43<br>Output mixer<br>control      | 8   | BYPL2RMIX  | 0       | Left bypass path (from the Left<br>channel input PGA stage) to right<br>output mixer<br>0 = not selected<br>1 = selected                                                 |
| R43<br>Output mixer<br>control      | 7   | BYPR2LMIX  | 0       | Right bypass path (from the right<br>channel input PGA stage) to Left<br>output mixer<br>0 = not selected<br>1 = selected                                                |
| R49<br>Output mixer<br>control      | 5   | DACR2LMIX  | 0       | Right DAC output to left output<br>mixer<br>0 = not selected<br>1 = selected                                                                                             |
|                                     | 6   | DACL2RMIX  | 0       | Left DAC output to right output mixer<br>0 = not selected<br>1 = selected                                                                                                |
| R50<br>Left channel<br>output mixer | 0   | DACL2LMIX  | 1       | Left DAC output to left output mixer<br>0 = not selected<br>1 = selected                                                                                                 |
| control                             | 1   | BYPL2LMIX  | 0       | Left bypass path (from the left<br>channel input PGA stage) to left<br>output mixer<br>0 = not selected<br>1 = selected                                                  |
|                                     | 4:2 | BYPLMIXVOL | 000     | Left bypass volume contol to output<br>channel mixer:<br>000 = -15dB<br>001 = -12dB<br>010 = -9dB<br>011 = -6dB<br>100 = -3dB<br>101 = 0dB<br>110 = +3dB<br>111 = +6dB   |
|                                     | 5   | AUXL2LMIX  | 0       | Left Auxilliary input to left channel<br>output mixer:<br>0 = not selected<br>1 = selected                                                                               |
|                                     | 8:6 | AUXLMIXVOL | 000     | Aux left channel input to left mixer<br>volume control:<br>000 = -15dB<br>001 = -12dB<br>010 = -9dB<br>011 = -6dB<br>100 = -3dB<br>101 = 0dB<br>110 = +3dB<br>111 = +6dB |



Product Preview

| DF4                  | _   | D 4 0 D 0 D 1 111 / |     |                                                                                        |
|----------------------|-----|---------------------|-----|----------------------------------------------------------------------------------------|
| R51<br>Right channel | 0   | DACR2RMIX           | 1   | Right DAC output to right output<br>mixer                                              |
| output mixer         |     |                     |     | 0 = not selected                                                                       |
| control              |     |                     |     | 1 = selected                                                                           |
|                      | 1   | BYPR2RMIX           | 0   | Right bypass path (from the right<br>channel input PGA stage) to right<br>output mixer |
|                      |     |                     |     | 0 = not selected                                                                       |
|                      |     |                     |     | 1 = selected                                                                           |
|                      | 4:2 | BYPRMIXVOL          | 000 | Right bypass volume control to<br>output channel mixer:                                |
|                      |     |                     |     | 000 = -15dB                                                                            |
|                      |     |                     |     | 001 = -12dB                                                                            |
|                      |     |                     |     | 010 = -9dB                                                                             |
|                      |     |                     |     | 011 = -6dB                                                                             |
|                      |     |                     |     | 100 = -3dB                                                                             |
|                      |     |                     |     | 101 = 0dB                                                                              |
|                      |     |                     |     | 110 = +3dB                                                                             |
|                      |     |                     |     | 111 = +6dB                                                                             |
|                      | 5   | AUXR2RMIX           | 0   | Right Auxiliary input to right channel<br>output mixer:                                |
|                      |     |                     |     | 0 = not selected                                                                       |
|                      |     |                     |     | 1 = selected                                                                           |
|                      | 8:6 | AUXRMIXVOL          | 000 | Aux right channel input to right mixer volume control:                                 |
|                      |     |                     |     | 000 = -15dB                                                                            |
|                      |     |                     |     | 001 = -12dB                                                                            |
|                      |     |                     |     | 010 = -9dB                                                                             |
|                      |     |                     |     | 011 = -6dB                                                                             |
|                      |     |                     |     | 100 = -3dB                                                                             |
|                      |     |                     |     | 101 = 0dB                                                                              |
|                      |     |                     |     | 110 = +3dB                                                                             |
|                      |     |                     |     | 111 = +6dB                                                                             |
| R3                   | 2   | LMIXEN              | 0   | Left output channel mixer enable:                                                      |
| Power                |     |                     |     | 0 = disabled                                                                           |
| management           |     |                     |     | 1 = enabled                                                                            |
| 3                    | 3   | RMIXEN              | 0   | Right output channel mixer enable:                                                     |
|                      |     |                     |     | 0 = disabled                                                                           |
|                      |     |                     |     | 1 = enabled                                                                            |


Table 31 Left and Right Output Mixer Control




### HEADPHONE OUTPUTS (LOUT1 AND ROUT1)

The headphone outputs LOUT1 and ROUT1 can drive a  $16\Omega$  or  $32\Omega$  headphone load, either through DC blocking capacitors, or DC-coupled to a buffered midrail reference as shown in Figure 24. OUT3, OUT4, LOUT2 or ROUT2 could be used as this buffered reference if one of these outputs is not being used, saving decoupling capacitors, at the expense of increased power consumption. For fully independent left and right channels, two separate midrail references can be used, eliminating crosstalk caused by headphone ground impedances, at the expense of increased power consumption.


### Headphone Output using DC Blocking Capacitors:



**DC Coupled Headphone Output:** 



DC Coupled with Fully Independent Left / Right Drive:



Lowest power consumption (Two outputs enabled); Large and expensive capacitors; Bass response may be reduced for smaller capacitors; Impedance in common ground may introduce crosstalk.

Higher power consumption (Three outputs enabled); Improved PSRR if AVDD2 connected to AVDD1; Impedance in common ground may introduce crosstalk; Improved bass response (DC connection).

Highest power consumption (Four outputs enabled); Improved PSRR if AVDD2 connected to AVDD1; Independent L/R pseudo-ground eliminates crosstalk; Improved bass response (DC connection); Non-standard headphone connection may not be suitable for some applications.

Figure 24 Recommended Headphone Output Configurations

Each headphone output has an analogue volume control PGA with a gain range of -57dB to +6dB.

When DC blocking capacitors are used, their capacitance and the load resistance together determine the lower cut-off frequency of the output signal, f<sub>c</sub>. Increasing the capacitance lowers f<sub>c</sub>, improving the bass response. Smaller capacitance values will diminish the bass response. Assuming a 16 $\Omega$  load and C1, C2 = 220 $\mu$ F:

 $f_c = 1 / 2\pi R_L C_1 = 1 / (2\pi x \ 16\Omega x \ 220\mu F) = 45 Hz$ 

In the DC coupled configuration, the headphone "ground" is connected to the VMID pin. The OUT3/4 pins can be configured as a DC output driver by setting the OUT3MUTE and OUT4MUTE register bit. The DC voltage on VMID in this configuration is equal to the DC offset on the LOUT1 and ROUT1 pins therefore no DC blocking capacitors are required. This saves space and material cost in portable applications.

Note that LOUT2, ROUT2, OUT3 and OUT4 have an optional output boost of 1.5x. When these are configured in this output boost mode (SPKBOOST/OUT3BOOST/OUT4BOOST=1) then the VMID value of these outputs will be equal to 1.5xAVDD/2 and will not match the VMID of the headphone drivers. Do not use the DC coupled output mode in this configuration.

It is recommended to connect the DC coupled outputs only to headphones, and not to the line input of another device. Although the built-in short circuit protection will prevent any damage to the headphone outputs, such a connection may be noisy, and may not function properly if the other device is grounded.



Product Preview

| REGISTER<br>ADDRESS               | BIT | LABEL     | DEFAULT     | DESCRIPTION                                                                                                 |
|-----------------------------------|-----|-----------|-------------|-------------------------------------------------------------------------------------------------------------|
| R52<br>LOUT1<br>Volume            | 7   | LOUT1ZC   | 0           | Headphone volume zero cross<br>enable:<br>1 = Change gain on zero cross only                                |
| control                           |     |           |             | 0 = Change gain immediately                                                                                 |
|                                   | 6   | LOUT1MUTE | 0           | Left headphone output mute:<br>0 = Normal operation<br>1 = Mute                                             |
|                                   | 5:0 | LOUT1VOL  | 111001      | Left headphone output volume:<br>000000 = -57dB<br>000001 = -56dB<br><br>111001 = 0dB<br><br>111111 = +6dB  |
|                                   | 8   | HPVU      | Not latched | LOUT1 and ROUT1 volumes do not<br>update until a 1 is written to<br>OUT1VU (in reg 52 or 53)                |
| R53<br>ROUT1<br>Volume<br>control | 7   | ROUT1ZC   | 0           | Headphone volume zero cross<br>enable:<br>1 = Change gain on zero cross only<br>0 = Change gain immediately |
|                                   | 6   | ROUT1MUTE | 0           | Right headphone output mute:<br>0 = Normal operation<br>1 = Mute                                            |
|                                   | 5:0 | ROUT1VOL  | 111001      | Right headphone output volume:<br>000000 = -57dB<br>000001 = -56dB<br><br>111001 = 0dB<br><br>111111 = +6dB |
|                                   | 8   | HPVU      | Not latched | LOUT1 and ROUT1 volumes do not<br>update until a 1 is written to<br>OUT1VU (in reg 52 or 53)                |

Table 32 OUT1 Volume Control

## SPEAKER OUTPUTS (LOUT2 AND ROUT2)

The outputs LOUT2 and ROUT2 are designed to drive an 8 $\Omega$  BTL speaker but can optionally drive two headphone loads of  $16\Omega/32\Omega$  or a line output (see Headphone Output and Line Output sections, respectively). Each output has an individual volume control PGA, an output boost/level shift bit, a mute and an enable as shown in Figure 25. LOUT2 and ROUT2 output the left and right channel mixer outputs respectively.

The ROUT2 signal path also has an optional invert. The amplifier used for this invert can be used to mix in the AUXR signal with an adjustable gain range of -15dB -> +6dB. This allows a 'beep' signal to be applied only to the speaker output without affecting the HP or line outputs.







Figure 25 Speaker Outputs LOUT2 and ROUT2



#### SPEAKER BOOST MODE

To support speaker boost mode, AVDD2 should be at least 1.5\*AVDD1. A higher AVDD2 will improve THD performance at the expense of power consumption while lower AVDD2 will cause clipping.

Variations in AVDD1 and AVDD2 should be taken into account when using speaker boost mode as shown in Figure 26 and Figure 27.






Figure 26 Non-Boost Mode Output Operation

Figure 27 Boost Mode Output Operation

LOUT2 and ROUT2 outputs can be connected directly to a Lithium battery to improve THD performance in non-boost mode.

Although direct battery connection is also possible in boost mode, the discharge characteristic of the battery can lead to clipping after a relatively short period of time as shown in Figure 28. Reducing the maximum permitted volume and keeping AVDD1 to a minimum will allow boost mode to operate for longer.




Figure 28 Output Boost Mode with Direct Battery Connection

As the full scale output falls close to AVDD1, it becomes more effective to use non-boost mode to generate a louder output, although SPKBOOST should NOT be changed while the speaker output is driving out a signal. As a general rule:

- if AVDD2 (AVDD1 \* 0.75) > AVDD1 / 2 boost mode provides more power output;
- if AVDD2 (AVDD1 \* 0.75) < AVDD1 / 2 non-boost mode provides more power output.



| REGISTER<br>ADDRESS | BIT | LABEL     | DEFAULT     | DESCRIPTION                                                                                  |
|---------------------|-----|-----------|-------------|----------------------------------------------------------------------------------------------|
| R54                 | 7   | LOUT2ZC   | 0           | LOUT2 volume zero cross enable:                                                              |
| LOUT2               |     |           |             | 1 = Change gain on zero cross only                                                           |
| Volume              |     |           |             | 0 = Change gain immediately                                                                  |
| control             | 6   | LOUT2MUTE | 0           | Left output mute:                                                                            |
|                     |     |           |             | 0 = Normal operation                                                                         |
|                     |     |           |             | 1 = Mute                                                                                     |
|                     | 5:0 | LOUT2VOL  | 111001      | Left output volume:                                                                          |
|                     |     |           |             | 000000 = -57dB                                                                               |
|                     |     |           |             | 000001 = -56dB                                                                               |
|                     |     |           |             |                                                                                              |
|                     |     |           |             | 111001 = 0dB                                                                                 |
|                     |     |           |             |                                                                                              |
|                     |     |           |             | 111111 = +6dB                                                                                |
|                     | 8   | SPKVU     | Not latched | LOUT2 and ROUT2 volumes do not                                                               |
|                     |     |           |             | update until a 1 is written to                                                               |
| R55                 | 7   | ROUT2ZC   | 0           | OUT2VU (in reg 54 or 55)<br>ROUT2 volume zero cross enable:                                  |
| ROUT2               | '   | RUUTZE    | 0           | 1 = Change gain on zero cross only                                                           |
| Volume              |     |           |             | 0 = Change gain immediately                                                                  |
| control             | 6   | ROUT2MUTE | 0           | Right output mute:                                                                           |
|                     | 0   | ROOTZWOTE | 0           | 0 = Normal operation                                                                         |
|                     |     |           |             | 1 = Mute                                                                                     |
|                     | 5:0 | ROUT2VOL  | 111001      | Right output volume:                                                                         |
|                     | 0.0 | ROOTZVOL  | 111001      | 000000 = -57dB                                                                               |
|                     |     |           |             | 000001 = -56dB                                                                               |
|                     |     |           |             |                                                                                              |
|                     |     |           |             | 111001 = 0dB                                                                                 |
|                     |     |           |             |                                                                                              |
|                     |     |           |             | 111111 = +6dB                                                                                |
|                     | 8   | SPKVU     | Not latched | LOUT2 and ROUT2 volumes do not<br>update until a 1 is written to<br>OUT2VU (in reg 54 or 55) |

Table 33 OUT2 Volume Control

The signal output on LOUT2/ROUT2 comes from the Left/Right Mixer circuits and can be any combination of the DAC output, the Bypass path (output of the input boost stage) and the AUX input. The LOUT2/ROUT2 volume is controlled by the LOUT2VOL/ ROUT2VOL register bits. Gains over 0dB may cause clipping if the signal is large. The LOUT2MUTE/ ROUT2MUTE register bits cause the speaker outputs to be muted (the output DC level is driven out). The output pins remain at the same DC level (DCOP), so that no click noise is produced when muting or un-muting

The speaker output stages also have a selectable gain boost of 1.5x (3.52dB). When this boost is enabled the output DC level is also level shifted (from AVDD1/2 to 1.5xAVDD1/2) to prevent the signal from clipping. A dedicated amplifier BUFDCOP, as shown in Figure 29, is used to perform the DC level shift operation. This buffer must be enabled using the BUFDCOPEN register bit for this operating mode. It should also be noted that if AVDD2 is not equal to or greater than 1.5xAVDD1 this boost mode may result in signals clipping. Table 35 summarises the effect of the SPKBOOST control bits.



| REGISTER<br>ADDRESS            | BIT | LABEL     | DEFAULT | DESCRIPTION                                                                                                                                                                      |
|--------------------------------|-----|-----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R49<br>Output control          | 2   | SPKBOOST  | 0       | 0 = speaker gain = -1;<br>DC = AVDD1 / 2                                                                                                                                         |
|                                |     |           |         | 1 = speaker gain = +1.5;<br>DC = 1.5 x AVDD1 / 2                                                                                                                                 |
| R1<br>Power<br>management<br>1 | 8   | BUFDCOPEN | 0       | Dedicated buffer for DC level shifting<br>output stages when in 1.5x gain<br>boost configuration.<br>0 = Buffer disabled<br>1 = Buffer enabled (required for 1.5x<br>gain boost) |

Table 34 Speaker Boost Stage Control

| SPKBOOST | OUTPUT<br>STAGE GAIN | OUTPUT DC<br>LEVEL | OUTPUT STAGE<br>CONFIGURATION |
|----------|----------------------|--------------------|-------------------------------|
| 0        | 1x (0dB)             | AVDD1/2            | Inverting                     |
| 1        | 1.5x (3.52dB)        | 1.5xAVDD1/2        | Non-inverting                 |

Table 35 Output Boost Stage Details

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                       |
|---------------------|-----|--------------|---------|-----------------------------------|
| R43                 | 5   | MUTERPGA2INV | 0       | Mute input to INVROUT2 mixer      |
| Beep control        | 4   | INVROUT2     | 0       | Invert ROUT2 output               |
|                     | 3:1 | BEEPVOL      | 000     | AUXR input to ROUT2 inverter gain |
|                     |     |              |         | 000 = -15dB                       |
|                     |     |              |         | 001 = -12dB                       |
|                     |     |              |         | 010 = -9dB                        |
|                     |     |              |         | 011 = -6dB                        |
|                     |     |              |         | 100 = -3dB                        |
|                     |     |              |         | 101 = 0dB                         |
|                     |     |              |         | 110 = +3dB                        |
|                     |     |              |         | 111 = +6dB                        |
|                     | 0   | BEEPEN       | 0       | 0 = mute AUXR beep input          |
|                     |     |              |         | 1 = enable AUXR beep input        |

Table 36 AUXR – ROUT2 BEEP Mixer Function

## ZERO CROSS TIMEOUT

A zero-cross timeout function is provided so that if zero cross is enabled on the input or output PGAs the gain will automatically update after a timeout period if a zero cross has not occurred. This is enabled by setting SLOWCLKEN. The timeout period is dependent on the clock input to the digital and is equal to  $2^{21}$  \* SYSCLK period.

| REGISTER<br>ADDRESS         | BIT | LABEL     | DEFAULT | DESCRIPTION                                                                                                                                                     |
|-----------------------------|-----|-----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R7<br>Additional<br>Control | 0   | SLOWCLKEN | 0       | Slow clock enable. Used for both the<br>jack insert detect debounce circuit and<br>the zero cross timeout.<br>0 = slow clock disabled<br>1 = slow clock enabled |


Table 37 Timeout Clock Enable Control




### **OUT3/OUT4 MIXERS AND OUTPUT STAGES**

The OUT3/OUT4 pins provide an additional stereo line output, a mono output, or a pseudo ground connection for headphones. There is a dedicated analogue mixer for OUT3 and one for OUT4 as shown in Figure 30.

The OUT3 and OUT4 output stages are powered from AVDD2 and AGND2. These individuallycontrollable outputs also incorporate an optional 1.5x boost and level shifting stage.





OUT3 can provide a midrail reference, a left line output, or a mono mix line output

OUT4 can provide a midrail reference, a right line output, or a mono mix line output.

A 6dB attenuation function is provided for OUT4, to prevent clipping during mixing of left and right signals. This function is enabled by the OUT4ATTN register bit.



| REGISTER<br>ADDRESS          | BIT | LABEL      | DEFAULT | DESCRIPTION                                                                                                                        |
|------------------------------|-----|------------|---------|------------------------------------------------------------------------------------------------------------------------------------|
| R56<br>OUT3 mixer<br>control | 6   | OUT3MUTE   | 0       | 0 = Output stage outputs OUT3 mixer<br>1 = Output stage muted – drives out<br>VMID. Can be used as VMID reference<br>in this mode. |
|                              | 3   | OUT4_2OUT3 | 0       | OUT4 mixer output to OUT3<br>0 = disabled<br>1 = enabled                                                                           |
|                              | 2   | BYPL2OUT3  | 0       | Left ADC input to OUT3<br>0 = disabled<br>1 = enabled                                                                              |
|                              | 1   | LMIX2OUT3  | 0       | Left DAC mixer to OUT3<br>0 = disabled<br>1= enabled                                                                               |
|                              | 0   | LDAC2OUT3  | 1       | Left DAC output to OUT3<br>0 = disabled<br>1 = enabled                                                                             |
| R57<br>OUT4 mixer<br>control | 7   | OUT3_2OUT4 | 0       | OUT3 mixer output to OUT4<br>0 = disabled<br>1= enabled                                                                            |
|                              | 6   | OUT4MUTE   | 0       | 0 = Output stage outputs OUT4 mixer<br>1 = Output stage muted – drives out<br>VMID. Can be used as VMID reference<br>in this mode. |
|                              | 5   | OUT4ATTN   | 0       | 0 = OUT4 normal output<br>1 = OUT4 attenuated by 6dB                                                                               |
|                              | 4   | LMIX2OUT4  | 0       | Left DAC mixer to OUT4<br>0 = disabled<br>1 = enabled                                                                              |
|                              | 3   | LDAC2OUT4  | 0       | Left DAC to OUT4<br>0 = disabled<br>1 = enabled                                                                                    |
|                              | 2   | BYPR2OUT4  | 0       | Right ADC input to OUT4<br>0 = disabled<br>1 = enabled                                                                             |
|                              | 1   | RMIX2OUT4  | 0       | Right DAC mixer to OUT4<br>0 = disabled<br>1 = enabled                                                                             |
|                              | 0   | RDAC2OUT4  | 1       | Right DAC output to OUT4<br>0 = disabled<br>1 = enabled                                                                            |

## Table 38 OUT3/OUT4 Mixer Registers

The OUT3 and OUT4 output stages each have a selectable gain boost of 1.5x (3.52dB). When this boost is enabled the output DC level is also level shifted (from AVDD1/2 to 1.5xAVDD1/2) to prevent the signal from clipping. A dedicated amplifier BUFDCOP, as shown in Figure 31, is used to perform the DC level shift operation. This buffer must be enabled using the BUFDCOPEN register bit for this operating mode. It should also be noted that if AVDD2 is not equal to or greater than 1.5xAVDD1 this boost mode may result in signals clipping. Table 35 summarises the effect of the OUT3BOOST and OUT4BOOST control bits.






Figure 32 Outputs OUT3 and OUT4

| REGISTER<br>ADDRESS       | BIT | LABEL     | DEFAULT | DESCRIPTION                                                                                       |
|---------------------------|-----|-----------|---------|---------------------------------------------------------------------------------------------------|
| R49                       | 3   | OUT3BOOST | 0       | 0 = OUT3 output gain = -1;                                                                        |
| Output control            |     |           |         | DC = AVDD1 / 2                                                                                    |
|                           |     |           |         | 1 = OUT3 output gain = +1.5                                                                       |
|                           |     |           |         | DC = 1.5 x AVDD1 / 2                                                                              |
|                           | 4   | OUT4BOOST | 0       | 0 = OUT4 output gain = -1;                                                                        |
|                           |     |           |         | DC = AVDD1 / 2                                                                                    |
|                           |     |           |         | 1 = OUT4 output gain = +1.5                                                                       |
|                           |     |           |         | DC = 1.5 x AVDD1 / 2                                                                              |
| R1<br>Power<br>management | 8   | BUFDCOPEN | 0       | Dedicated buffer for DC level shifting<br>output stages when in 1.5x gain<br>boost configuration. |
| 1                         |     |           |         | 0=Buffer disabled                                                                                 |
|                           |     |           |         | 1=Buffer enabled (required for 1.5x gain boost)                                                   |

Table 39 OUT3 and OUT4 Boost Stages Control

| OUT3BOOST/<br>OUT4BOOST | OUTPUT<br>STAGE GAIN | OUTPUT DC<br>LEVEL | OUTPUT STAGE<br>CONFIGURATION |
|-------------------------|----------------------|--------------------|-------------------------------|
| 0                       | 1x                   | AVDD1/2            | Inverting                     |
| 1                       | 1.5x                 | 1.5xAVDD1/2        | Non-inverting                 |

Table 40 OUT3 and OUT4 Output Boost Stage Details



### **OUTPUT PHASING**

The relative phases of the analogue outputs will depend upon the following factors:

1. DACLPOL and DACRPOL invert bits: Setting these bits to 1 will invert the DAC output.

2. Mixer configuration: The polarity of the signal will depend upon the route through the mixer path. For example, DACL can be directly input to the OUT3 mixer, giving a 180° phase shift at the OUT3 mixer output. However, if DACL is input to the OUT3 mixer via the left mixer, an additional phase shift will be introduced, giving 0° phase shift at the OUT3 mixer output.

3. Output boost set-up: When 1.5x boost is enabled on an output, no phase shift occurs. When 1.5x boost is not enabled, a  $180^{\circ}$  phase shift occurs.

Figure 23 shows where these phase inversions can occur in the output signal path.




Figure 33 Output Signal Path Phasing



Table 41 shows the polarities of the outputs in various configurations.

Unless otherwise stated, polarity is shown with respect to left DAC output in non-inverting mode.

Note that only registers relating to the mixer paths are shown here (Mixer enables, volume settings, output enables etc are not shown).

| CONFIGURATION                                                                                                 | _       | _       | _        |          |           |           | MIXER PATH                                               |                     |                     |                      |                      |                      |                      |
|---------------------------------------------------------------------------------------------------------------|---------|---------|----------|----------|-----------|-----------|----------------------------------------------------------|---------------------|---------------------|----------------------|----------------------|----------------------|----------------------|
| CONTROLATION                                                                                                  | DACLPOL | DACRPOL | INVROUT2 | SPKBOOST | OUT3BOOST | OUT4BOOST | REGISTERS<br>DIFFERENT<br>FROM DEFAULT                   | OUT4<br>PHASE / MAG | OUT3<br>PHASE / MAG | LOUT1<br>PHASE / MAG | ROUT1<br>PHASE / MAG | LOUT2<br>PHASE / MAG | ROUT2<br>PHASE / MAG |
| Default:<br>Stereo DAC playback<br>to LOUT1/ROUT1,<br>LOUT2/ROUT2 and<br>OUT4/OUT3                            | 0       | 0       | 0        | 0        | 0         | 0         |                                                          | 0°<br>1             | 0°<br>1             | 0°<br>1              | 0°<br>1              | 180°<br>1            | 180°<br>1            |
| DACs inverted                                                                                                 | 1       | 1       | 0        | 0        | 0         | 0         |                                                          | 180°                | 180°                | 180°<br>1            | 180°<br>1            | 0°<br>1              | 0°<br>1              |
| Stereo DAC playback<br>to LOUT1/ROUT1 and<br>LOUT2/ROUT2 and<br>OUT4/OUT3<br>(Speaker boost<br>enabled)       | 0       | 0       | 0        | 1        | 0         | 0         |                                                          | 0°<br>1             | 0°<br>1             | 0°<br>1              | 0°<br>1              | 0°<br>1.5            | 0°<br>1.5            |
| Stereo DAC playback<br>to LOUT1/ROUT1 and<br>LOUT2/ROUT2 and<br>OUT4/OUT3<br>(OUT3 and OUT4<br>boost enabled) | 0       | 0       | 0        | 0        | 1         | 1         |                                                          | 180°<br>1.5         | 180°<br>1.5         | 0°<br>1              | 0°<br>1              | 180°<br>1            | 180°<br>1            |
| Stereo playback to<br>OUT3/OUT4 (DACs<br>input to OUT3/OUT4<br>mixers via left/right<br>mixers)               | 0       | 0       | 0        | 0        | 0         | 0         | LDAC2OUT3=0<br>RDAC2OUT4=0<br>LMIX2OUT3=1<br>RMIX2OUT4=1 | 180°<br>1           | 180°<br>1           | 0°<br>1              | 0°<br>1              | 180°<br>1            | 180°<br>1            |
| Differential output of<br>right bypass path via<br>OUT3/OUT4 (Phase<br>shown relative to right<br>bypass)     | 0       | 0       | 0        | 0        | 0         | 0         | BYPR2OUT4=1<br>OUT4_2OUT3=1                              | 180°<br>1           | 0°<br>1             | Х                    | Х                    | Х                    | Х                    |
| Differential output of<br>mono mix of DACs via<br>LOUT2/ROUT2 (e.g.<br>BTL speaker drive)                     | 0       | 0       | 1        | 0        | 0         | 0         |                                                          | 0°<br>1             | 0°<br>1             | 0°<br>1              | 0°<br>1              | 180°<br>1            | 0°<br>1              |
| High power speaker<br>drive                                                                                   | 0       | 0       | 1        | 1        | 0         | 0         |                                                          | 0°<br>1             | 0°<br>1             | 0°<br>1              | 0°<br>1              | 0°<br>1.5            | 180°<br>1.5          |

Table 41 Relative Output Phases

Note that differential output should not be set up by combining outputs in boost mode with outputs which are not in boost mode as this would cause a DC offset current on the outputs.



### **ENABLING THE OUTPUTS**

Each analogue output of the WM8983 can be independently enabled or disabled. The analogue mixer associated with each output has a separate enable bit. All outputs are disabled by default. To save power, unused parts of the WM8983 should remain disabled.

Outputs can be enabled at any time, but it is not recommended to do so when BUFIO is disabled (BUFIOEN=0), as this may cause pop noise (see "Power Management" and "Applications Information" sections).

| REGISTER<br>ADDRESS | BIT        | LABEL              | DEFAULT | DESCRIPTION                                          |
|---------------------|------------|--------------------|---------|------------------------------------------------------|
| R1                  | 2          | BUFIOEN            | 0       | Unused input/output bias buffer enable               |
| Power               | 6          | OUT3MIXEN          | 0       | OUT3 mixer enable                                    |
| Management          | 7          | OUT4MIXEN          | 0       | OUT4 mixer enable                                    |
| 1                   | 8          | BUFDCOPEN          | 0       | Output stage 1.5xAVDD/2 driver enable                |
| R2                  | 8          | ROUT1EN            | 0       | ROUT1 output enable                                  |
| Power               | 7          | LOUT1EN            | 0       | LOUT1 output enable                                  |
| Management          | 6          | SLEEP              | 0       | 0 = Normal device operation                          |
| 2                   |            |                    |         | 1 = Supply current reduced in device<br>standby mode |
| R3                  | 2          | LMIXEN             | 0       | Left mixer enable                                    |
| Power               | 3          | RMIXEN             | 0       | Right mixer enable                                   |
| Management          | 5          | ROUT2EN            | 0       | ROUT2 output enable                                  |
| 3                   | 6          | LOUT2EN            | 0       | LOUT2 output enable                                  |
|                     | 7          | OUT3EN             | 0       | OUT3 enable                                          |
|                     | 8          | OUT4EN             | 0       | OUT4 enable                                          |
| R42                 | 1          | DELEN              | 0       | 2 <sup>nd</sup> enable bit for L/ROUT1               |
| Output ctrl1        | 0          | OUT1DEL            | 0       | 2 stage enable for L/ROUT1                           |
| Note: All "Enab     | le" bits a | are 1 = ON, 0 = OF | F       |                                                      |

#### Table 42 Output Stages Power Management Control

OUT1DEL and OUT2DEL enable lower pop noise power-up option. See start-up sequences. (in 2 stage enable method, normal enable bit is set, followed shortly later by the delayed enable DELEN)

## THERMAL SHUTDOWN

To protect the WM8983 from overheating a thermal shutdown circuit is included. If the device temperature reaches approximately  $125^{\circ}C$  and the thermal shutdown circuit is enabled (TSDEN=1) the L/ROUT2 amplifiers will be disabled. The thermal shutdown may also be configured to generate an interrupt. See the GPIO and Interrupt Controller section for details.

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION                   |
|---------------------|-----|-------|---------|-------------------------------|
| R49                 | 1   | TSDEN | 0       | Thermal Shutdown Enable       |
| Output Control      |     |       |         | 0 : thermal shutdown disabled |
|                     |     |       |         | 1 : thermal shutdown enabled  |

**Table 43 Thermal Shutdown** 



### **UNUSED ANALOGUE INPUTS/OUTPUTS**

Whenever an analogue input/output is disabled, it remains connected to a voltage source (either AVDD1/2 or 1.5xAVDD1/2 as appropriate) through a resistor. This helps to prevent pop noise when the output is re-enabled. The resistance between the voltage buffer and the output pins can be controlled using the VROI control bit. The default impedance is low, so that any capacitors on the outputs can charge up quickly at start-up. If a high impedance is desired for disabled outputs, VROI can then be set to 1, increasing the resistance to about  $30k\Omega$ .

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION                                                   |
|---------------------|-----|-------|---------|---------------------------------------------------------------|
| R49                 | 0   | VROI  | 0       | VREF (AVDD1/2 or 1.5xAVDD/2) to<br>analogue output resistance |
|                     |     |       |         | 0: approx 1kΩ                                                 |
|                     |     |       |         | 1: approx 30 k $\Omega$                                       |

### Table 44 Disabled Outputs to VREF Resistance

A dedicated buffer is available for biasing unused analogue I/O pins as shown in Figure 34. This buffer can be enabled using the BUFIOEN register bit.

If the SPKBOOST, OUT3BOOST or OUT4BOOST bits are set then the relevant outputs will be tied to the output of the DC level shift buffer at 1.5xAVDD/2 when disabled.

Figure 34 summarises the bias options for the output pins.




Figure 34 Unused Input/Output Pin Tie-off Buffers



#### Product Preview

## WM8983

| L/ROUT2EN/<br>OUT3/4EN | OUT3BOOST/<br>OUT4BOOST/<br>SPKBOOST | VROI | OUTPUT CONFIGURATION                  |
|------------------------|--------------------------------------|------|---------------------------------------|
| 0                      | 0                                    | 0    | $1k\Omega$ tie-off to AVDD1/2         |
| 0                      | 0                                    | 1    | $30k\Omega$ tie-off to AVDD1/2        |
| 0                      | 1                                    | 0    | 1kΩ tie-off to 1.5xAVDD1/2            |
| 0                      | 1                                    | 1    | 30kΩ tie-off to 1.5xAVDD1/2           |
| 1                      | 0                                    | Х    | Output enabled (DC level=AVDD1/2)     |
| 1                      | 1                                    | Х    | Output enabled (DC level=1.5xAVDD1/2) |

**Table 45 Unused Output Pin Bias Options** 

## **DIGITAL AUDIO INTERFACES**

The audio interface has four pins:

- ADCDAT: ADC data output
- DACDAT: DAC data input
- LRC: Data Left/Right alignment clock
- BCLK: Bit clock, for synchronisation

The clock signals BCLK, and LRC can be outputs when the WM8983 operates as a master, or inputs when it is a slave (see Master and Slave Mode Operation, below).

Five different audio data formats are supported:

- Left justified
- Right justified
- I<sup>2</sup>S
- DSP mode early
- DSP mode late

All of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information.

### MASTER AND SLAVE MODE OPERATION

The WM8983 audio interface may be configured as either master or slave. As a master interface device the WM8983 generates BCLK and LRC and thus controls sequencing of the data transfer on ADCDAT and DACDAT. To set the device to master mode register bit MS should be set high. In slave mode (MS=0), the WM8983 responds with data to clocks it receives over the digital audio interfaces.

### AUDIO DATA FORMATS

In Left Justified mode, the MSB is available on the first rising edge of BCLK following an LRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRC transition.




Figure 35 Left Justified Audio Interface (assuming n-bit word length)



In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRC transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRC transition.




Figure 36 Right Justified Audio Interface (assuming n-bit word length)

In  $l^2$ S mode, the MSB is available on the second rising edge of BCLK following a LRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.





Figure 37 I<sup>2</sup>S Audio Interface (assuming n-bit word length)


In DSP/PCM mode, the left channel MSB is available on either the 1<sup>st</sup> (mode B) or 2<sup>nd</sup> (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRC output will resemble the LRC pulse shown in Figure 38 and Figure 39. In device slave mode, Figure 40 and Figure 41, it is possible to use any length of LRC pulse less than 1/fs, providing the falling edge of the LRC pulse occurs greater than one BCLK period before the rising edge of the next LRC pulse.









### Figure 39 DSP/PCM Mode Audio Interface (mode B, LRP=1, Master)




Figure 40 DSP/PCM Mode Audio Interface (mode A, LRP=0, Slave)




Figure 41 DSP/PCM Mode Audio Interface (mode B, LRP=0, Slave)



#### **Product Preview**

| REGISTER<br>ADDRESS | BIT | LABEL     | DEFAULT | DESCRIPTION                                                                      |
|---------------------|-----|-----------|---------|----------------------------------------------------------------------------------|
| R4<br>Audio         | 0   | MONO      | 0       | Selects between stereo and mono device operation:                                |
| Interface           |     |           |         | 0 = Stereo device operation                                                      |
| Control             |     |           |         | 1 = Mono device operation. Data<br>appears in 'left' phase of LRC.               |
|                     | 1   | ADCLRSWAP | 0       | Controls whether ADC data appears in<br>'right' or 'left' phases of LRC clock:   |
|                     |     |           |         | 0=ADC left data appear in 'left' phase of LRC and right data in 'right' phase    |
|                     |     |           |         | 1=ADC left data appear in 'right' phase<br>of LRC and right data in 'left' phase |
|                     | 2   | DACLRSWAP | 0       | Controls whether DAC data appears in<br>'right' or 'left' phases of LRC clock:   |
|                     |     |           |         | 0=DAC left data appear in 'left' phase of<br>LRC and right data in 'right' phase |
|                     |     |           |         | 1=DAC left data appear in 'right' phase<br>of LRC and right data in 'left' phase |
|                     | 4:3 | FMT       | 10      | Audio interface Data Format Select:                                              |
|                     |     |           |         | 00=Right Justified                                                               |
|                     |     |           |         | 01=Left Justified                                                                |
|                     |     |           |         | 10=I <sup>2</sup> S format                                                       |
|                     |     |           |         | 11= DSP/PCM mode                                                                 |
|                     | 6:5 | WL        | 10      | Word length                                                                      |
|                     |     |           |         | 00=16 bits                                                                       |
|                     |     |           |         | 01=20 bits                                                                       |
|                     |     |           |         | 10=24 bits                                                                       |
|                     |     |           | _       | 11=32 bits (see note)                                                            |
|                     | 7   | LRP       | 0       | LRC clock polarity                                                               |
|                     |     |           |         | 0=normal                                                                         |
|                     |     |           |         | 1=inverted                                                                       |
|                     | 8   | BCP       | 0       | BCLK polarity                                                                    |
|                     |     |           |         | 0=normal                                                                         |
|                     |     |           |         | 1=inverted                                                                       |
| R5                  | 0   | LOOPBACK  | 0       | Digital loopback function                                                        |
|                     |     |           |         | 0=No loopback                                                                    |
|                     |     |           |         | 1=Loopback enabled, ADC data output<br>is fed directly into DAC data input.      |

### Table 46 Audio Interface Control

**Note:** Right Justified Mode will only operate with a maximum of 24 bits. If 32-bit mode is selected the device will operate in 24-bit mode.

## AUDIO INTERFACE CONTROL

The register bits controlling audio format, word length and master / slave mode are summarised below.

Register bit MS selects audio interface operation in master or slave mode. In Master mode BCLK and LRC are outputs. The frequencies of BCLK and LRC in master mode are controlled using MCLKDIV; these clocks are divided down versions of PLL output clock (SYSCLK). The MCLKDIV default setting provides a SYSCLK/256 division rate for the LRC output clock.

It is possible to divide down the BCLK rate using BCLKDIV; care must be taken in choosing the correct BCLKDIV rate to maintain sufficient BCLK pulses per LRC period for the chosen data word length. The BCLKDIV default setting provides a BCLK = SYSCLK clock.



| REGISTER<br>ADDRESS   | BIT | LABEL   | DEFAULT | DESCRIPTION                                                                                  |
|-----------------------|-----|---------|---------|----------------------------------------------------------------------------------------------|
| R6<br>Clock           | 0   | MS      | 0       | Sets the chip to be master over LRC and BCLK                                                 |
| Generation<br>Control |     |         |         | 0=BCLK and LRC clock are inputs<br>(Slave mode)                                              |
|                       |     |         |         | 1=BCLK and LRC clock are outputs<br>generated by the WM8983 (Master<br>mode)                 |
|                       | 4:2 | BCLKDIV | 000     | Configures the BCLK and LRC output<br>frequency, for use when the chip is in<br>Master mode. |
|                       |     |         |         | 000=divide by 1 (BCLK=SYSCLK)                                                                |
|                       |     |         |         | 001=divide by 2 (BCLK=SYSCLK/2)                                                              |
|                       |     |         |         | 010=divide by 4                                                                              |
|                       |     |         |         | 011=divide by 8                                                                              |
|                       |     |         |         | 100=divide by 16                                                                             |
|                       |     |         |         | 101=divide by 32                                                                             |
|                       |     |         |         | 110=reserved                                                                                 |
|                       |     |         |         | 111=reserved                                                                                 |
|                       | 7:5 | MCLKDIV | 010     | Sets the division for either the MCLK or<br>PLL clock output (selected by CLKSEL)            |
|                       |     |         |         | 000=divide by 1                                                                              |
|                       |     |         |         | 001=divide by 1.5                                                                            |
|                       |     |         |         | 010=divide by 2 (LRC=SYSCLK/256)                                                             |
|                       |     |         |         | 011=divide by 3                                                                              |
|                       |     |         |         | 100=divide by 4                                                                              |
|                       |     |         |         | 101=divide by 6                                                                              |
|                       |     |         |         | 110=divide by 8                                                                              |
|                       |     |         |         | 111=divide by 12                                                                             |
|                       | 8   | CLKSEL  | 1       | Controls the source of the clock for all internal operation:                                 |
|                       |     |         |         | 0=MCLK                                                                                       |
|                       |     |         |         | 1=PLL output                                                                                 |

Table 47 Clock Control

| SAMPLE     | SYSCLK (MHZ)  | MCLKDIV            | SR          |
|------------|---------------|--------------------|-------------|
| RATE (KHZ) | (256FS CLOCK) | R6 [BIT 7:5]       | R7 [BIT3:1] |
| 8          | 12.288        | 111 = divide by 12 | 010         |
| 11.025     | 11.2896       | 110 = divide by 8  | 100         |
| 12         | 12.288        | 110 = divide by 8  | 100         |
| 16         | 12.288        | 101 = divide by 6  | 011         |
| 22.05      | 11.2896       | 100 = divide by 4  | 010         |
| 24         | 12.288        | 100 = divide by 4  | 010         |
| 32         | 12.288        | 011 = divide by 3  | 001         |
| 44.1       | 11.2896       | 010 = divide by 2  | 000         |
| 48         | 12.288        | 010 = divide by 2  | 000         |

Table 48 Register Settings and Required SYSCLK for Common Sample Rates



### LOOPBACK

Setting the LOOPBACK register bit enables digital loopback. When this bit is set the output data from the ADC audio interface is fed directly into the DAC data input.

### COMPANDING

The WM8983 supports A-law and  $\mu$ -law companding on both transmit (ADC) and receive (DAC) sides. Companding can be enabled on the DAC or ADC audio interfaces by writing the appropriate value to the DAC\_COMP or ADC\_COMP register bits respectively.

| REGISTER<br>ADDRESS | BIT | LABEL    | DEFAULT | DESCRIPTION                        |
|---------------------|-----|----------|---------|------------------------------------|
| R5                  | 2:1 | ADC_COMP | 0       | ADC companding                     |
| Companding          |     |          |         | 00 = off                           |
| Control             |     |          |         | 01 = reserved                      |
|                     |     |          |         | 10 = μ-law                         |
|                     |     |          |         | 11 = A-law                         |
|                     | 4:3 | DAC_COMP | 0       | DAC companding                     |
|                     |     |          |         | 00 = off                           |
|                     |     |          |         | 01 = reserved                      |
|                     |     |          |         | 10 = μ-law                         |
|                     |     |          |         | 11 = A-law                         |
|                     | 5   | WL8      | 0       | 0 = off                            |
|                     |     |          |         | 1 = device operates in 8-bit mode. |

**Table 49 Companding Control** 

Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

 $\mu$ -law (where  $\mu$ =255 for the U.S. and Japan):

 $\begin{array}{ll} F(x) = \ln(1 + \mu |x|) / \ln(1 + \mu) & -1 & x & 1 \\ \mbox{law} \mbox{ (where } A = 87.6 \mbox{ for Europe):} \\ F(x) = A |x| / (1 + \ln A) & \mbox{} for x & 1/A \\ F(x) = (1 + \ln A |x|) / (1 + \ln A) & \mbox{} for 1/A & x & 1 \end{array}$ 

The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for  $\mu$ -law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSB's of data.

Companding converts 13 bits ( $\mu$ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The input data range is separated into 8 levels, allowing low amplitude signals better precision than that of high amplitude signals. This is to exploit the operation of the human auditory system, where louder sounds do not require as much resolution as quieter sounds. The companded signal is an 8-bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits).

Setting the WL8 register bit allows the device to operate with 8-bit data. In this mode it is possible to use 8 BCLK's per LRC frame. When using DSP mode B, this allows 8-bit data words to be output consecutively every 8 BCLK's and can be used with 8-bit data words using the A-law and u-law companding functions.

| BIT8 | BIT[7:4] | BIT[3:0] |
|------|----------|----------|
| SIGN | EXPONENT | MANTISSA |

Table 50 8-bit Companded Word Composition






Figure 42 µ-Law Companding




Figure 43 A-Law Companding



## AUDIO SAMPLE RATES

The WM8983 filter characteristics for the ADCs and the DACs are set using the SR register bits; these bits do not change the rate of the audio interface output clocks in Master mode. The cut-offs for the digital filters and the ALC attack/decay times stated are determined using these values and assume a 256fs master clock rate.

If a sample rate is required which is not explicitly supported by the SR register settings, then the closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack, decay and hold times will scale appropriately.

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION                                                                             |
|---------------------|-----|-------|---------|-----------------------------------------------------------------------------------------|
| R7<br>Additional    | 3:1 | SR    | 000     | Approximate sample rate (configures the coefficients for the internal digital filters): |
| Control             |     |       |         | 000 = 48kHz                                                                             |
|                     |     |       |         | 001 = 32kHz                                                                             |
|                     |     |       |         | 010 = 24kHz                                                                             |
|                     |     |       |         | 011 = 16kHz                                                                             |
|                     |     |       |         | 100 = 12kHz                                                                             |
|                     |     |       |         | 101 = 8kHz                                                                              |
|                     |     |       |         | 110-111 = reserved                                                                      |

Table 51 Sample Rate Control

## MASTER CLOCK AND PHASE LOCKED LOOP (PLL)

The WM8983 has an on-chip phase-locked loop (PLL) circuit that can be used to:

Generate master clocks for the WM8983 audio functions from another external clock, e.g. in telecoms applications.

Generate and output (on pin CSB/GPIO1) a clock for another part of the system that is derived from an existing audio master clock.


Figure 44 shows the PLL and internal clocking on the WM8983.

The PLL can be enabled or disabled by the PLLEN register bit.

| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
|---------------------|-----|-------|---------|-------------|
| R1                  | 5   | PLLEN | 0       | PLL enable  |
| Power               |     |       |         | 0 = PLL off |
| management 1        |     |       |         | 1 = PLL on  |

Table 52 PLLEN Control Bit





### Figure 44 PLL and Clock Select Circuit

The PLL frequency ratio R =  $f_2/f_1$  (see Figure 44) can be set using the register bits PLLK and PLLN.

R should be chosen to ensure 5 < PLLN < 13:

PLLN = int R  
PLLK = int 
$$(2^{24} (R-PLLN))$$

## To calculate R:

There is a fixed divide by 4 in the PLL, f/4, and a selectable divide by N after the PLL, MCLKDIV.

- f<sub>2</sub> = SYSCLK x 4 x MCLKDIV
- R = f<sub>2</sub> / (MCLK / PRESCALE) = R
- PLLN = int R
- k = int (2<sup>24</sup> x (R intR)) convert k to hex for PLLK

## EXAMPLE:

MCLK=26MHz, required clock = 12.288MHz.

R should be chosen to ensure 5 < PLLN < 13.

MCLKDIV = 2 sets the required division rate; SYSCLK/256.

- f<sub>2</sub> = 4 x 2 x 12.288MHz = 98.304MHz.
- R = 98.304 / (26/2) = 7.561846
- PLLN = int R = 7

• k = int (2<sup>24</sup> x (7.561846 - 7)) = 9426214<sub>dec</sub>

Convert k to hex:

PLLK = 8FD526h

Convert PLLK to R36, R37, R38 and R39 hex values:

R36 = 7h; R37 = 23h; R38 = 1EAh; R39 = 126h



| REGISTER<br>ADDRESS     | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                           |
|-------------------------|-----|--------------|---------|-------------------------------------------------------------------------------------------------------|
| R36<br>PLL N value      | 4   | PLLPRESCALE  | 0       | Divide MCLK by 2 before input to PLL                                                                  |
|                         | 3:0 | PLLN         | 1000    | Integer (N) part of PLL input/output frequency ratio. Use values greater than 5 and less than 13.     |
| R37<br>PLL K value<br>1 | 5:0 | PLLK [23:18] | 0Ch     | Fractional (K) part of PLL1<br>input/output frequency ratio (treat as<br>one 24-digit binary number). |
| R38<br>PLL K Value<br>2 | 8:0 | PLLK [17:9]  | 093h    |                                                                                                       |
| R39<br>PLL K Value<br>3 | 8:0 | PLLK [8:0]   | 0E9h    |                                                                                                       |

## Table 53 PLL Frequency Ratio Control

The PLL performs best when  $f_2$  is around 90MHz. Its stability peaks at N=8. Some example settings are shown in Table 54.

| MCLK          | DESIRED<br>OUTPUT | F2      | PRESCALE<br>DIVIDE | MCLKDIV | R        | PLLN<br>R36 | K      | PLLK<br>[23:18]      | PLLK                | PLLK               |
|---------------|-------------------|---------|--------------------|---------|----------|-------------|--------|----------------------|---------------------|--------------------|
| (MHz)<br>(F1) | (MHz)             | (MHz)   | DIVIDE             |         |          | (Hex)       | (Hex)  | [23.16]<br>R37 (Hex) | [17:9]<br>R38 (Hex) | [8:0]<br>R39 (Hex) |
| 12            | 11.29             | 90.3168 | 1                  | 2       | 7.5264   | 7           | 86C226 | 21                   | 161                 | 26                 |
| 12            | 12.288            | 98.304  | 1                  | 2       | 8.192    | 8           | 3126E8 | С                    | 93                  | E9                 |
| 13            | 11.29             | 90.3168 | 1                  | 2       | 6.947446 | 6           | F28BD4 | 3C                   | 145                 | 1D4                |
| 13            | 12.288            | 98.304  | 1                  | 2       | 7.561846 | 7           | 8FD525 | 23                   | 1EA                 | 126                |
| 14.4          | 11.29             | 90.3168 | 1                  | 2       | 6.272    | 6           | 45A1CA | 11                   | D0                  | 1CA                |
| 14.4          | 12.288            | 98.304  | 1                  | 2       | 6.826667 | 6           | D3A06E | 34                   | 1D0                 | 6D                 |
| 19.2          | 11.29             | 90.3168 | 2                  | 2       | 9.408    | 9           | 6872AF | 1A                   | 39                  | B0                 |
| 19.2          | 12.288            | 98.304  | 2                  | 2       | 10.24    | А           | 3D70A3 | F                    | B8                  | A3                 |
| 19.68         | 11.29             | 90.3168 | 2                  | 2       | 9.178537 | 9           | 2DB492 | В                    | DA                  | 92                 |
| 19.68         | 12.288            | 98.304  | 2                  | 2       | 9.990243 | 9           | FD809F | 3F                   | C0                  | 9F                 |
| 19.8          | 11.29             | 90.3168 | 2                  | 2       | 9.122909 | 9           | 1F76F7 | 7                    | 1BB                 | F8                 |
| 19.8          | 12.288            | 98.304  | 2                  | 2       | 9.929697 | 9           | EE009E | 3B                   | 100                 | 9E                 |
| 24            | 11.29             | 90.3168 | 2                  | 2       | 7.5264   | 7           | 86C226 | 21                   | 161                 | 26                 |
| 24            | 12.288            | 98.304  | 2                  | 2       | 8.192    | 8           | 3126E8 | С                    | 93                  | E9                 |
| 26            | 11.29             | 90.3168 | 2                  | 2       | 6.947446 | 6           | F28BD4 | 3C                   | 145                 | 1D4                |
| 26            | 12.288            | 98.304  | 2                  | 2       | 7.561846 | 7           | 8FD525 | 23                   | 1EA                 | 126                |
| 27            | 11.29             | 90.3168 | 2                  | 2       | 6.690133 | 6           | BOAC93 | 2C                   | 56                  | 94                 |
| 27            | 12.288            | 98.304  | 2                  | 2       | 7.281778 | 7           | 482296 | 12                   | 11                  | 96                 |

Table 54 PLL Frequency Examples for Common MCLK Rates



## **GENERAL PURPOSE INPUT/OUTPUT**

The WM8983 has three dual purpose input/output pins.

- CSB/GPIO1: CSB / GPIO1 pin
- L2/GPIO2: Left channel line input / headphone detection input
- R2/GPIO3: Right channel line input / headphone detection input

The GPIO2 and GPIO3 functions are provided for use as jack detection inputs.

The GPIO1 and GPIO2 functions are provided for use as jack detection inputs or general purpose outputs.

The default configuration for the CSB/GPIO1 is to be an input.

When setup as an input, the CSB/GPIO1 pin can either be used as CSB or for jack detection, depending on how the MODE pin is set.

Table 55 illustrates the functionality of the GPIO1 pin when used as a general purpose output.

| REGISTER<br>ADDRESS | BIT | LABEL    | DEFAULT | DESCRIPTION                                                   |
|---------------------|-----|----------|---------|---------------------------------------------------------------|
| R8                  | 2:0 | GPIO1SEL | 000     | CSB/GPIO1 pin function select:                                |
| GPIO<br>Control     |     |          |         | 000= input (CSB/jack detection:<br>depending on MODE setting) |
| 0011101             |     |          |         | 001 = reserved                                                |
|                     |     |          |         | 010 = Temp ok                                                 |
|                     |     |          |         | 011 = Amute active                                            |
|                     |     |          |         | 100 = PLL clk output                                          |
|                     |     |          |         | 101 = PLL lock                                                |
|                     |     |          |         | 110 = logic 0                                                 |
|                     |     |          |         | 111 = logic 1                                                 |
|                     | 3   | GPIO1POL | 0       | GPIO1 Polarity invert                                         |
|                     |     |          |         | 0 = Non inverted                                              |
|                     |     |          |         | 1 = Inverted                                                  |
|                     | 5:4 | OPCLKDIV | 00      | PLL Output clock division ratio                               |
|                     |     |          |         | 00 = divide by 1                                              |
|                     |     |          |         | 01 = divide by 2                                              |
|                     |     |          |         | 10 = divide by 3                                              |
|                     |     |          |         | 11 = divide by 4                                              |

### Table 55 CSB/GPIO Control

Note: If MODE is set to 3 wire mode, CSB/GPIO1 is used as CSB input irrespective of the GPIO1SEL[2:0] bits.

For further details of the jack detect operation see the OUTPUT SWITCHING section.

## **OUTPUT SWITCHING (JACK DETECT)**

When the device is operated using a 2-wire interface the CSB/GPIO1 pin can be used as a switch control input to automatically disable one set of outputs and enable another. The L2/GPIO2 and R2/GPIO3 pins can also be used for this purpose.

The GPIO pins have an internal de-bounce circuit when in this mode in order to prevent the output enables from toggling multiple times due to input glitches. This de-bounce circuit is clocked from a slow clock with period  $2^{21}$  x MCLK.

Note that the GPIOPOL bit is not relevant for jack detection, it is the signal detected at the pin which is used.

The switching on/off of the outputs is fully configurable by the user. Each output, OUT1, OUT2, OUT3 and OUT4 has 2 associated enables. OUT1\_EN\_0, OUT2\_EN\_0, OUT3\_EN\_0 and OUT4\_EN\_0 are the output enable signals which are used if the selected jack detection pin is at logic 0 (after de-bounce). OUT1\_EN\_1, OUT2\_EN\_1, OUT3\_EN\_1 and OUT4\_EN\_1 are the output enable signals which are used if the selected jack detection pin is at logic 1 (after de-bounce).



Similar to the output enables, VMID can be output to OUT3. This VMID output can be configured to be on/off depending on the jack detection input polarity of VMID\_EN\_0 and VMID\_EN\_1.

The jack detection enables operate as follows:

All OUT\_EN signals have an AND function performed with their normal enable signals (in Table 42). When an output is normally enabled at per Table 42, the selected jack detection enable (controlled by selected jack detection pin polarity) is set 0, it will turn the output off. If the normal enable signal is already OFF (0), the jack detection signal will have no effect due to the AND function.

During jack detection if the user desires an output to be un-changed whether the jack is in or not, both the JD\_EN settings i.e. JD\_EN0 and JD\_EN1, should be set to 0000.

The VMID\_EN signal has an OR function performed with the normal VMID driver enable. If the VMID\_EN signal is to have no effect to normal functionality when jack detection is enabled, it should set to 0 for all JD\_EN0 or JD\_EN1 settings.

If jack detection is not enabled (JD\_EN=0), the output enables default to all 1's, allowing the outputs to be controlled as normal via the normal output enables found in Table 42. Similarly the VMID\_EN signal defaults to 0 allowing the VMID driver to be controlled via the normal enable bit.

|                     | BIT             | LABEL   | DEFAULT | DESCRIPTION                                                     |
|---------------------|-----------------|---------|---------|-----------------------------------------------------------------|
| REGISTER<br>ADDRESS |                 |         |         |                                                                 |
| R9                  | 5:4             | JD_SEL  | 00      | Pin selected as jack detection input                            |
| GPIO control        |                 |         |         | 00 = GPIO1                                                      |
|                     |                 |         |         | 01 = GPIO2                                                      |
|                     |                 |         |         | 10 = GPIO3                                                      |
|                     |                 |         |         | 11 = Reserved                                                   |
|                     | 6               | JD_EN   | 0       | Jack Detection Enable                                           |
|                     |                 |         |         | 0 = disabled                                                    |
|                     |                 |         |         | 1 = enabled                                                     |
|                     | 8:7             | JD_VMID | 00      | [7] VMID_EN_0                                                   |
|                     |                 |         |         | [8] VMID_EN_1                                                   |
| R13                 | 3:0 JD_EN0 0000 |         | 0000    | Output enables when selected jack                               |
|                     |                 |         |         | detection input is logic 0.                                     |
|                     |                 |         |         | 0000 = OUT1_EN_0                                                |
|                     |                 |         |         | 0001 = OUT2_EN_0                                                |
|                     |                 |         |         | 0010 = OUT3_EN_0                                                |
|                     |                 |         |         | 0011 = OUT4_EN_0                                                |
|                     |                 |         |         | 0100-1111 = Reserved                                            |
|                     | 7:4             | JD_EN1  | 0000    | Output enables when selected jack<br>detection input is logic 1 |
|                     |                 |         |         | 0000-0011 = Reserved                                            |
|                     |                 |         |         | 0100 = OUT1_EN_1                                                |
|                     |                 |         |         | 0101 = OUT2_EN_1                                                |
|                     |                 |         |         | 0110 = OUT3_EN_1                                                |
|                     |                 |         |         | 0111 = OUT4_EN_1                                                |
|                     |                 |         |         | 1000-1111 = Reserved                                            |

Table 56 Jack Detect Register Control Bits



### **CONTROL INTERFACE**

### SELECTION OF CONTROL MODE AND 2-WIRE MODE ADDRESS

The control interface can operate as either a 3-wire or 2-wire control interface. The MODE pin determines the 2 or 3 wire mode as shown in Table 57.

The WM8983 is controlled by writing to registers through a serial control interface. A control word consists of 16 bits. The first 7 bits (B15 to B9) are register address bits that select which control register is accessed. The remaining 9 bits (B8 to B0) are data bits, corresponding to the 9 data bits in each control register.

| MODE | INTERFACE FORMAT |  |  |  |  |
|------|------------------|--|--|--|--|
| Low  | 2 wire           |  |  |  |  |
| High | 3 wire           |  |  |  |  |

**Table 57 Control Interface Mode Selection** 

#### **3-WIRE SERIAL CONTROL MODE**

In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on CSB/GPIO latches in a complete control word consisting of the last 16 bits.




Figure 45 3-Wire Serial Control Interface

### 2-WIRE SERIAL CONTROL MODE

The WM8983 supports software control via a 2-wire serial bus. Many devices can be controlled by the same bus, and each device has a unique 7-bit device address (this is not the same as the 7-bit address of each register in the WM8983).

The WM8983 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the address of the WM8983, the WM8983 responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised or the R/W bit is '1' when operating in write only mode, the WM8983 returns to the idle condition and waits for a new start condition and valid address.

During a write, once the WM8983 has acknowledged a correct address, the controller sends the first byte of control data (B15 to B8, i.e. the WM8983 register address plus the first bit of register data). The WM8983 then acknowledges the first data byte by driving SDIN low for one clock cycle. The controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the WM8983 acknowledges again by pulling SDIN low.

Transfer is complete when there is a low to high transition on SDIN while SCLK is high. After a complete sequence the WM8983 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the control interface returns to the idle condition.




Figure 46 2-Wire Serial Control Interface



In 2-wire mode the WM8983 has a fixed device address, 0011010.

### **RESETTING THE CHIP**

The WM8983 can be reset by performing a write of any value to the software reset register (address 0h). This will cause all register values to be reset to their default values. In addition to this there is a Power-On Reset (POR) circuit which ensures that the registers are initially set to default when the device is powered up.

### **POWER SUPPLIES**

The WM8983 requires four separate power supplies:

AVDD1 and AGND1: Analogue supply, powers all internal analogue functions and output drivers LOUT1 and ROUT1. AVDD1 must be between 2.5V and 3.6V and has the most significant impact on overall power consumption (except for power consumed in the headphones). Higher AVDD1 will improve audio quality.

AVDD2 and AGND2: Output driver supplies, power LOUT2, ROUT2, OUT3 and OUT4. AVDD2 must be between 2.5V and 5.5V. AVDD2 can be tied to AVDD1, but it requires separate layout and decoupling capacitors to curb harmonic distortion.

DCVDD: Digital core supply, powers all digital functions except the audio and control interfaces. DCVDD must be between 1.71V and 3.6V, and has no effect on audio quality. The return path for DCVDD is DGND, which is shared with DBVDD.

DBVDD must be between 1.71V and 3.6V. DBVDD return path is through DGND.

It is possible to use the same supply voltage for all four supplies. However, digital and analogue supplies should be routed and decoupled separately on the PCB to keep digital switching noise out of the analogue signal paths.

### POWER MANAGEMENT

### SAVING POWER BY REDUCING OVERSAMPLING RATE

The default mode of operation of the ADC and DAC digital filters is in 64x oversampling mode. Under the control of ADCOSR128 and DACOSR128 the oversampling rate may be doubled. 64x oversampling results in a slight decrease in noise performance compared to 128x but lowers the power consumption of the device.

| REGISTER<br>ADDRESS | BIT | LABEL     | DEFAULT | DESCRIPTION                                                                 |
|---------------------|-----|-----------|---------|-----------------------------------------------------------------------------|
| R10<br>DAC control  | 3   | DACOSR128 | 0       | DAC oversample rate select<br>0 = 64x (lowest power)<br>1 = 128x (best SNR) |
| R14<br>ADC control  | 3   | ADCOSR128 | 0       | ADC oversample rate select<br>0 = 64x (lowest power)<br>1 = 128x (best SNR) |

Table 58 ADC and DAC Oversampling Rate Selection

#### VMID

The analogue cicruitry will not operate unless VMID is enabled. The impedance of the VMID resistor string, together with the decoupling capacitor on the VMID pin will determine the startup time of the VMID circuit.

| REGISTER<br>ADDRESS | BIT | LABEL   | DEFAULT | DESCRIPTION                            |
|---------------------|-----|---------|---------|----------------------------------------|
| R1                  | 1:0 | VMIDSEL | 00      | Reference string impedance to VMID pin |
| Power               |     |         |         | (Determines startup time):             |
| management 1        |     |         |         | $00 = off (250k\Omega VMID to AGND1)$  |
|                     |     |         |         | 01 = 100kΩ total, 25kΩ impedance       |
|                     |     |         |         | 10 = 500kΩ total, 125kΩ impedance      |
|                     |     |         |         | 11 = 10kΩ total, 2.5kΩ impedance       |

Table 59 VMID Impedance Control



### BIASEN

The analogue amplifiers will not operate unless BIASEN is enabled.

| REGISTER<br>ADDRESS | BIT | LABEL  | DEFAULT | DESCRIPTION                     |
|---------------------|-----|--------|---------|---------------------------------|
| R1                  | 3   | BIASEN | 0       | Analogue amplifier bias control |
| Power               |     |        |         | 0 = disabled                    |
| management 1        |     |        |         | 1 = enabled                     |

Table 60 Analogue Bias Control

### **BIAS CONTROL**

Control of the analog bias values is possible using register 61 and 62

| REGISTER<br>ADDRESS | BIT | LABEL   | DEFAULT | DESCRIPTION           |
|---------------------|-----|---------|---------|-----------------------|
| R61                 | 8   | BIASCUT | 0       | Global bias control   |
| Bias control        |     |         |         | 0 = normal            |
|                     |     |         |         | 1 = 0.5x              |
|                     | 6   | HALF_   | 0       | Input bias control    |
|                     |     | IPGA    |         | 0 = normal            |
|                     |     |         |         | 1 = 0.5x              |
|                     | 4,3 | BUFBIAS | 01      | ADC input buffer bias |
|                     |     |         |         | 00 = 1.5x             |
|                     |     |         |         | 01 = 1.0x             |
|                     |     |         |         | 10 = 1.0x             |
|                     |     |         |         | 11 = 0.5x             |
|                     | 2,1 | ADCBIAS | 01      | ADC input buffer bias |
|                     |     |         |         | 00 = 1.5x             |
|                     |     |         |         | 01 = 1.0x             |
|                     |     |         |         | 10 = 1.0x             |
|                     |     |         |         | 11 = 0.5x             |
|                     | 0   | HALFOP  | 0       | Output bias           |
|                     |     | BIAS    |         | 0 = normal            |
|                     |     |         |         | 1 = 0.5x              |
| R62                 | 3   | HALF    | 0       | DAC bias              |
|                     |     | DACI    |         | 0 = normal            |
|                     |     |         |         | 1 = 0.5x              |

Table 61 Analogue Bias Control

Note that these bits must be used with care and may cause degradation in analog performance. For example, if both BIASCUT and HALFDACI are used at same time, the playback THD will be poor.



# **REGISTER MAP**

|             | DR<br>5:9]  | REGISTER<br>NAME                | B8            | B7            | B6           | B5           | B4            | B3            | B2            | B1          | B0                | DEF'T<br>VAL |
|-------------|-------------|---------------------------------|---------------|---------------|--------------|--------------|---------------|---------------|---------------|-------------|-------------------|--------------|
| D<br>E<br>C | H<br>E<br>X |                                 |               |               |              |              |               |               |               |             |                   | (HEX)        |
| 0           | 00          | Software Reset                  |               |               |              | S            | oftware reset | t             |               |             |                   |              |
| 1           | 01          | Power manage't<br>1             | BUFDC<br>OPEN | OUT4<br>MIXEN |              |              |               |               |               |             | 000               |              |
| 2           | 02          | Power manage't<br>2             | ROUT1<br>EN   | LOUT1<br>EN   | SLEEP        | BOOST<br>ENR | BOOST<br>ENL  | INPGA<br>ENR  | INPPGA<br>ENL | ADC<br>ENR  | ADC<br>ENL        | 000          |
| 3           | 03          | Power manage't<br>3             | OUT4EN        | OUT3EN        | LOUT2<br>EN  | ROUT2<br>EN  | 0             | RMIXEN        | LMIXEN        | DAC<br>ENR  | DAC<br>ENL        | 000          |
| 4           | 04          | Audio Interface                 | BCP           | LRP           | W            | /L           | FI            | ИТ            | DLR<br>SWAP   | ALR<br>SWAP | MONO              | 050          |
| 5           | 05          | Companding ctrl                 | 0             | 0             | 0            | WL8          | DAC_          | COMP          | ADC_          | COMP        | LOOP<br>BACK      | 000          |
| 6           | 06          | Clock Gen ctrl                  | CLKSEL        |               | MCLKDIV      |              |               | BCLKDIV       |               | 0           | MS                | 140          |
| 7           | 07          | Additional ctrl                 | 0             | 0             | 0            | 0            | 0             |               | SR            | 1           | SLOWC<br>LK<br>EN | 000          |
| 8           | 08          | GPIO Stuff                      | 0             | 0             | 0            | OPCI         | KDIV          | GPIO1P<br>OL  | C             | SPIO1SEL[2: | 0]                | 000          |
| 9           | 09          | Jack detect control             | JD_VMID<br>1  | JD_VMI<br>D0  | JD_EN        | JD_          | SEL           | 0             | 0             | 0           | 0                 | 000          |
| 10          | 0A          | DAC Control                     | 0             | 0             | SOFT<br>MUTE | 0            | 0             | DAC<br>OSR128 | AMUTE         | DACR<br>POL | DACL<br>POL       | 000          |
| 11          | 0B          | Left DAC digital<br>Vol         | DACVU         | DACLVOL       |              |              |               |               |               | 0FF         |                   |              |
| 12          | 0C          | Right DAC digʻl<br>Vol          | DACVU         |               | DACRVOL      |              |               |               |               |             | 0FF               |              |
| 13          | 0D          | Jack Detect<br>Control          | 0             |               | JD_          | EN1          |               |               | JD_           | ENO         |                   | 000          |
| 14          | 0E          | ADC Control                     | HPFEN         | HPFAPP        |              | HPFCUT       |               | ADC<br>OSR128 | 0             | ADCR<br>POL | ADC<br>LPOL       | 100          |
| 15          | 0F          | Left ADC Digital<br>Vol         | ADCVU         |               |              |              | ADC           | LVOL          |               |             |                   | 0FF          |
| 16          | 10          | Right ADC Digital<br>Vol        | ADCVU         |               | •            |              | ADC           | RVOL          |               |             |                   | 0FF          |
| 18          | 12          | EQ1 – low shelf                 | EQ3D<br>MODE  | 0             | EC           | 1C           |               |               | EQ1G          |             |                   | 12C          |
| 19          | 13          | EQ2 – peak 1                    | EQ2BW         | 0             |              | 2C           |               |               | EQ2G          |             |                   | 02C          |
| 20          | 14          | EQ3 – peak 2                    | EQ3BW         | 0             | EC           |              |               |               | EQ3G          |             |                   | 02C          |
| 21          | 15          | EQ4 – peak 3                    | EQ4BW         | 0             | EC           |              |               |               | EQ4G          |             |                   | 02C          |
| 22          | 16          | EQ5 – high shelf                | 0             | 0             |              | 25C          |               | 1             | EQ5G          |             |                   | 02C          |
| 24          | 18          | DAC Limiter 1                   | LIMEN         |               | LIMI         |              |               |               |               | ATK         |                   | 032          |
| 25          | 19          | DAC Limiter 2                   | 0             | 0             |              | LIMLVL       |               |               | LIMB          | OOST        |                   | 000          |
| 27          | 1B          | Notch Filter 1                  | NFU           | NFEN          |              |              |               | NFA0[13:7]    |               |             |                   | 000          |
| 28          | 1C          | Notch Filter 2                  | NFU           | 0             |              |              |               | NFA0[6:0]     |               |             |                   | 000          |
| 29          | 1D          | Notch Filter 3                  | NFU<br>NFU    | 0             |              |              |               | NFA1[13:7]    |               |             |                   | 000          |
| 30<br>32    | 1E<br>20    | Notch Filter 4<br>ALC control 1 | ALC           | -             | 0            |              | ALCMAX        | NFA1[6:0]     |               | ALCMIN      |                   | 000<br>038   |
| 32          | 20          | ALC control 1                   | ALCZC         |               | ALC          |              | ALCIVIAA      |               |               |             |                   | 038<br>00B   |
| 34          | 21          | ALC control 2                   | ALCZC         |               | ALC          |              |               |               |               | ATK         |                   | 032          |
| 54          | ~~          |                                 | MODE          |               | ALC          |              |               |               | ALU           | # 1 I N     |                   | 0.02         |



PP Rev 1.1 August 2005

# WM8983

```
Product Preview
```

|             | DR<br>5:9]  | REGISTER<br>NAME           | B8            | B7             | B6              | B5                          | B4              | B3             | B2             | B0             | DEF'T<br>VAL   |       |
|-------------|-------------|----------------------------|---------------|----------------|-----------------|-----------------------------|-----------------|----------------|----------------|----------------|----------------|-------|
| D<br>E<br>C | H<br>E<br>X |                            |               |                |                 |                             |                 |                |                |                |                | (HEX) |
| 35          | 23          | Noise Gate                 | 0             | 0              | 0               | 0                           | 0               | NGEN           |                | NGTH           |                | 000   |
| 36          | 24          | PLL N                      | 0             | 0              | 0               | 0                           | PLLPRE<br>SCALE |                | PLLI           | N[3:0]         |                | 008   |
| 37          | 25          | PLL K 1                    | 0             | 0              | 0               |                             |                 | PLLK           | [23:18]        |                |                | 00C   |
| 38          | 26          | PLL K 2                    |               |                |                 |                             | PLLK[17:9]      |                |                |                |                | 093   |
| 39          | 27          | PLL K 3                    |               |                |                 |                             | PLLK[8:0]       |                |                |                |                | 0E9   |
| 41          | 29          | 3D control                 |               |                |                 |                             |                 |                | DEP            | TH3D           |                | 000   |
| 42          | 2A          | OUT4 to ADC                | OU            | T4_2ADCVC      | L               | OUT4_2<br>LNR               | 0               | 0              | POB<br>CTRL    | DELEN          | OUT1<br>DEL    |       |
| 43          | 2B          | Beep control               | BYPL2<br>RMIX | BYPR2<br>LMIX  | 0               | 0                           | 0               | 0              | 0              | 0              | 0              | 000   |
| 44          | 2C          | Input ctrl                 | MICBV<br>SEL  | 0              | R2_2<br>INPPGA  | RIN2<br>INPPGA              | RIP2<br>INPPGA  | 0              | L2_2<br>INPPGA | LIN2<br>INPPGA | LIP2<br>INPPGA | 003   |
| 45          | 2D          | Left INP PGA<br>gain ctrl  | INPGAVU       | INPPGA<br>ZCL  | INPPGA<br>MUTEL |                             |                 | INPPG          | AVOLL          |                |                | 010   |
| 46          | 2E          | Right INP PGA gain ctrl    | INPGAVU       | INPPGA<br>ZCR  | INPPGA<br>MUTER | INPPGAVOLR                  |                 |                |                |                |                | 010   |
| 47          | 2F          | Left ADC Boost<br>ctrl     | PGA<br>BOOSTL | 0              | L2              | 2_2BOOSTVOL 0 AUXL2BOOSTVOL |                 |                |                |                | /OL            | 100   |
| 48          | 30          | Right ADC Boost<br>ctrl    | PGA<br>BOOSTR | 0              | R2              | 2_2BOOSTV                   | OL              | 0              | AU             | XR2BOOST       | /OL            | 100   |
| 49          | 31          | Output ctrl                | 0             | 0              | DACL2<br>RMIX   | DACR2<br>LMIX               | OUT4<br>BOOST   | OUT3<br>BOOST  | SPK<br>BOOST   | TSDEN          | VROI           | 002   |
| 50          | 32          | Left mixer ctrl            | A             | UXLMIXVOL      |                 | AUXL2<br>LMIX               |                 | BYPLMIXVO      |                | BYPL2<br>LMIX  | DACL2<br>LMIX  | 001   |
| 51          | 33          | Right mixer ctrl           | A             | UXRMIXVOL      |                 | AUXR2<br>RMIX               | E               | 3YPRMIXVO      | L              | BYPR2<br>RMIX  | DACR2<br>RMIX  | 001   |
| 52          | 34          | LOUT1 (HP)<br>volume ctrl  | OUT1VU        | LOUT1<br>ZC    | LOUT1<br>MUTE   |                             | I               | LOUT           | 1VOL           | 1              | 1              | 039   |
| 53          | 35          | ROUT1 (HP)<br>volume ctrl  | OUT1VU        | ROUT1<br>ZC    | ROUT1<br>MUTE   |                             |                 | ROU            | [1VOL          |                |                | 039   |
| 54          | 36          | LOUT2 (SPK)<br>volume ctrl | OUT2VU        | LOUT2<br>ZC    | LOUT2<br>MUTE   |                             |                 | LOUT           | 2VOL           |                |                | 039   |
| 55          | 37          | ROUT2 (SPK)<br>volume ctrl | OUT2VU        | ROUT2<br>ZC    | ROUT2<br>MUTE   |                             |                 | ROU            | [2VOL          |                |                | 039   |
| 56          | 38          | OUT3 mixer ctrl            | 0             | 0              | OUT3<br>MUTE    | 0                           | 0               | OUT4_<br>2OUT3 | BYPL2<br>OUT3  | LMIX2<br>OUT3  | LDAC2<br>OUT3  | 001   |
| 57          | 39          | OUT4 (MONO)<br>mixer ctrl  | 0             | OUT3_2<br>OUT4 | OUT4<br>MUTE    | OUT4<br>ATTN                | LMIX2<br>OUT4   | LDAC2<br>OUT4  | BYPR2<br>OUT4  | RMIX2<br>OUT4  | RDAC2<br>OUT4  | 001   |
| 61          | 3D          | Bias Control               | BIASCUT       | 0              | HALF<br>I_IPGA  | 0                           |                 | AS[1:0]        |                | AS[1:0]        | half<br>Opbias | 000   |

Table 62 WM8983 Register Map



# DIGITAL FILTER CHARACTERISTICS

| PARAMETER               | TEST CONDITIONS | MIN     | TYP   | MAX       | UNIT |
|-------------------------|-----------------|---------|-------|-----------|------|
| ADC Filter              |                 |         |       | •         |      |
| Passband                | +/- 0.025dB     | 0       |       | 0.454fs   |      |
|                         | -6dB            |         | 0.5fs |           |      |
| Passband Ripple         |                 |         |       | +/- 0.025 | dB   |
| Stopband                |                 | 0.546fs |       |           |      |
| Stopband Attenuation    | f > 0.546fs     | -60     |       |           | dB   |
| Group Delay             |                 |         | 21/fs |           |      |
| ADC High Pass Filter    |                 |         |       |           |      |
| High Pass Filter Corner | -3dB            |         | 3.7   |           | Hz   |
| Frequency               | -0.5dB          |         | 10.4  |           |      |
|                         | -0.1dB          |         | 21.6  |           |      |
| DAC Filter              |                 |         |       | •         | •    |
| Passband                | +/- 0.035dB     | 0       |       | 0.454fs   |      |
|                         | -6dB            |         | 0.5fs |           |      |
| Passband Ripple         |                 |         |       | +/-0.035  | dB   |
| Stopband                |                 | 0.546fs |       |           |      |
| Stopband Attenuation    | f > 0.546fs     | -80     |       |           | dB   |
| Group Delay             |                 |         | 29/fs |           |      |

**Table 63 Digital Filter Characteristics** 

## TERMINOLOGY


1. Stop Band Attenuation (dB) - the degree to which the frequency spectrum is attenuated (outside audio band)

2. Pass-band Ripple - any variation of the frequency response in the pass-band region



### WM8983

# DAC FILTER RESPONSES








Figure 48 DAC Digital Filter Ripple

## ADC FILTER RESPONSES




Figure 49 ADC Digital Filter Frequency Response




Figure 50 ADC Digital Filter Ripple



The WM8983 has a selectable digital highpass filter in the ADC filter path. This filter has two modes, audio and applications. In audio mode the filter is a  $1^{st}$  order IIR with a cut-off of around 3.7Hz. In applications mode the filter is a  $2^{nd}$  order high pass filter with a selectable cut-off frequency.




Figure 51 ADC Highpass Filter Response, HPFAPP=0




Figure 52 ADC Highpass Filter Responses (48kHz), HPFAPP=1, all cut-off settings shown.




Figure 54 ADC Highpass Filter Responses (12kHz), HPFAPP=1, all cut-off settings shown.




Figure 53 ADC Highpass Filter Responses (24kHz), HPFAPP=1, all cut-off settings shown.

WM8983

PP Rev 1.1 August 2005

The WM8983 has a 5-band equaliser which can be applied to either the ADC path or the DAC path. The plots from Figure 55 to Figure 68 show the frequency responses of each filter with a sampling frequency of 48kHz, firstly showing the different cut-off/centre frequencies with a gain of  $\pm$ 12dB, and secondly a sweep of the gain from -12dB to +12dB for the lowest cut-off/centre frequency of each filter.




Figure 55 EQ Band 1 Low Frequency Shelf Filter Cut-offs




Figure 57 EQ Band 2 – Peak Filter Centre Frequencies, EQ2BW=0




Figure 59 EQ Band 2 - EQ2BW=0, EQ2BW=1




Figure 56 EQ Band 1 Gains for Lowest Cut-off Frequency




Figure 58 EQ Band 2 – Peak Filter Gains for Lowest Cut-off Frequency, EQ2BW=0




Figure 60 EQ Band 3 – Peak Filter Centre Frequencies, EQ3BW=0




Figure 61 EQ Band 3 – Peak Filter Gains for Lowest Cut-off Frequency, EQ3BW=0




Figure 62 EQ Band 3 – EQ3BW=0, EQ3BW=1






Figure 63 EQ Band 4 – Peak Filter Centre Frequencies, EQ3BW=0




Figure 65 EQ Band 4 - EQ3BW=0, EQ3BW=1




Figure 66 EQ Band 5 High Frequency Shelf Filter Cut-offs Figure 67 EQ Band 5 Gains for Lowest Cut-off Frequency




Figure 64 EQ Band 4 – Peak Filter Gains for Lowest Cut-off Frequency, EQ4BW=0






Figure 68 shows the result of having the gain set on more than one channel simultaneously. The blue traces show each band (lowest cut-off/centre frequency) with  $\pm$ 12dB gain. The red traces show the cumulative effect of all bands with +12dB gain and all bands -12dB gain, with EqxBW=0 for the peak filters.




Figure 68 Cumulative Frequency Boost/Cut



## **APPLICATIONS INFORMATION**

# **RECOMMENDED EXTERNAL COMPONENTS**





Figure 69 External Component Diagram



### PACKAGE DIAGRAM



| Symbols | Dimensions (mm) |              |            |       |  |  |  |  |
|---------|-----------------|--------------|------------|-------|--|--|--|--|
|         | MIN             | NOM          | MAX        | NOTE  |  |  |  |  |
| A       | 0.85            | 0.90         | 1.00       |       |  |  |  |  |
| A1      | 0               | 0.02         | 0.05       |       |  |  |  |  |
| A3      |                 | 0.2 REF      |            |       |  |  |  |  |
| b       | 0.18            | 0.23         | 0.30       | 1     |  |  |  |  |
| D       | 4.90            | 5.00         | 5.10       |       |  |  |  |  |
| D2      | 3.2             | 3.3          | 3.4        | 2     |  |  |  |  |
| E       | 4.90            | 5.00         | 5.10       |       |  |  |  |  |
| E2      | 3.2             | 3.3          | 3.4        | 2     |  |  |  |  |
| е       |                 | 0.5 BSC      |            |       |  |  |  |  |
| L       | 0.35            | 0.4          | 0.45       |       |  |  |  |  |
| L1      |                 |              | 0.1        | 1     |  |  |  |  |
| R       | b(min)/2        |              |            |       |  |  |  |  |
| K       | 0.20            |              |            |       |  |  |  |  |
|         | Tolerance       | s of Form an | d Position |       |  |  |  |  |
| aaa     |                 |              |            |       |  |  |  |  |
| bbb     | 0.10            |              |            |       |  |  |  |  |
| CCC     |                 | 0.10         |            |       |  |  |  |  |
| REF:    | JEDEO           | C, MO-220, V | ARIATION V | HHD-2 |  |  |  |  |

 NOTES:
 Image: Constraint of the second second



### **WM8983**

## **IMPORTANT NOTICE**

Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards. Wolfson products are not authorised for use as critical components in life support devices or systems without the express written approval of an officer of the company. Life support devices or systems are devices or systems that are intended for surgical implant into the body, or support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of WM covering or relating to any combination, machine, or process in which such products or services might be or are used. WM's publication of information regarding any third party's products or services does not constitute WM's approval, license, warranty or endorsement thereof.

Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

Resale of WM's products or services with statements different from or beyond the parameters stated by WM for that product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

### ADDRESS:

Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB United Kingdom

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com

