- Controlled Baseline

   One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree<sup>†</sup>
- 1 A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Down to 230 mV at 1 A (TPS76850)
- Ultralow 85 μA Typical Quiescent Current

<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power Good (See TPS767xx for Power-On Reset With 200-ms Delay Option)
- 20-Pin TSSOP (PWP)PowerPAD<sup>™</sup> Package
- Thermal Shutdown Protection

PWP PACKAGE (TOP VIEW)						
GND/HSINK	1	20	GND/HSINK			
GND/HSINK	2	19	GND/HSINK			
GND [	3	18	NC			
NC [	4	17	NC			
EN [	5	16	PG			
IN [	6	15	FB/NC			
IN [	7	14	OUT			
NC [	8	13	OUT			
GND/HSINK	9	12	GND/HSINK			
GND/HSINK [	10	11	GND/HSINK			

NC - No internal connection

#### description

This device is designed to have a fast transient response and be stable with  $10-\mu$ F low ESR capacitors. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76850) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85  $\mu$ A over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu$ A at T<sub>J</sub> = 25°C.

Power good (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS768xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS768xx family is available in a 20-pin PWP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

## description (continued)




<sup>†</sup> This device is Product Preview.


The TPS76801 is programmable using an external resistor divider (see application information). The PWP package is available taped and reeled. Note R suffix to the device type (e.g., TPS76801QPWPREP).




description (continued)



<sup>†</sup> See application information section for capacitor selection details.




functional block diagram—adjustable version



External to the device



# functional block diagram—fixed-voltage version



# **Terminal Functions**

#### **PWP Package**

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
GND/HSINK	1		Ground/heatsink
GND/HSINK	2		Ground/heatsink
GND	3		LDO ground
NC	4		No connect
EN	5	I	Enable input
IN	6	I	Input
IN	7	I	Input
NC	8		No connect
GND/HSINK	9		Ground/heatsink
GND/HSINK	10		Ground/heatsink
GND/HSINK	11		Ground/heatsink
GND/HSINK	12		Ground/heatsink
OUT	13	0	Regulated output voltage
OUT	14	0	Regulated output voltage
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)
PG	16	0	PG output
NC	17		No connect
NC	18		No connect
GND/HSINK	19		Ground/heatsink
GND/HSINK	20		Ground/heatsink



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range <sup>‡</sup> , V <sub>I</sub> Voltage range at EN Maximum PG voltage Peak output current	0.3 V to V <sub>I</sub> + 0.3 V 16.5 V
Continuous total power dissipation Output voltage, V <sub>O</sub> (OUT, FB)	See dissipation rating tables
Operating virtual junction temperature range, TJ         Storage temperature range, Tstg         ESD rating, HBM	40°C to 125°C 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> All voltage values are with respect to network terminal ground.

DISSIPATION RATING TABLE – FREE-AIR TEMPERATURES							
PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING		
	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W		
PWP§	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W		
	0	3 W	23.8 mW/°C	1.9 W	1.5 W		
PWP¶	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W		

#### DISSIDATION DATING TABLE \_ EDEE\_AID TEMPERATURES

§ This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in  $\times$  2-in coverage (4 in<sup>2</sup>).

This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>). For more information, refer to TI technical brief SLMA002.

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI#	2.7	10	V
Output voltage range, VO	1.2	5.5	V
Output current, I <sub>O</sub> (see Note 1)	0	1.0	А
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

# To calculate the minimum input voltage for your maximum output current, use the following equation: VI(min) = VO(max) + VDO(max load). NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



#### electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(typ)} + 1 V$ , $I_O = 1 mA$ , $\overline{EN} = 0 V$ , $C_o = 10 \mu F$ (unless otherwise noted)

PARAMETER	2	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
		5.5 V $\ge$ V <sub>O</sub> $\ge$ 1.5 V,	$T_J = 25^{\circ}C$		Vo			
	TPS76801	5.5 V $\ge$ V <sub>O</sub> $\ge$ 1.5 V,	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.98VO		1.02VO	1	
	70070045	T <sub>J</sub> = 25°C,	2.7 V < V <sub>IN</sub> < 10 V		1.5			
	TPS76815	$T_{J} = -40^{\circ}C$ to 125°C,	2.7 V < V <sub>IN</sub> < 10 V	1.470		1.530		
		T <sub>J</sub> = 25°C,	2.8 V < V <sub>IN</sub> < 10 V		1.8			
	TPS76818	$T_{J} = -40^{\circ}C$ to 125°C,	2.8 V < V <sub>IN</sub> < 10 V	1.764		1.836		
		T <sub>J</sub> = 25°C,	3.5 V < V <sub>IN</sub> < 10 V		2.5			
	TPS76825	$T_{J} = -40^{\circ}C$ to 125°C,	3.5 V < V <sub>IN</sub> < 10 V	2.450		2.550		
Output voltage		T <sub>J</sub> = 25°C,	3.7 V < V <sub>IN</sub> < 10 V		2.7			
(10 μA to 1 A load) (see Note 2)	TPS76827	$T_{J} = -40^{\circ}C$ to 125°C,	3.7 V < V <sub>IN</sub> < 10 V	2.646		2.754	V	
(000 1000 _)		T <sub>J</sub> = 25°C,	3.8 V < V <sub>IN</sub> < 10 V		2.8			
	TPS76828	$T_{J} = -40^{\circ}C$ to 125°C,	3.8 V < V <sub>IN</sub> < 10 V	2.744		2.856		
		T <sub>J</sub> = 25°C,	4 V < V <sub>IN</sub> < 10 V		3.0			
	TPS76830	$T_{J} = -40^{\circ}C$ to 125°C,	4 V < V <sub>IN</sub> < 10 V	2.940		3.060		
		T <sub>J</sub> = 25°C,	4.3 V < V <sub>IN</sub> < 10 V		3.3			
	TPS76833	T <sub>J</sub> = −40°C to 125°C,	4.3 V < V <sub>IN</sub> < 10 V	3.234		3.366		
	TPS76850	T <sub>J</sub> = 25°C,	6 V < V <sub>IN</sub> < 10 V		5.0			
		$T_{J} = -40^{\circ}C$ to 125°C,	6 V < V <sub>IN</sub> < 10 V	4.900		5.100		
Quiescent current (GND current)		10 μA < I <sub>O</sub> < 1 A,	TJ = 25°C		85			
EN = 0V, (see Note 2)			$T_{J} = -40^{\circ}C$ to $125^{\circ}C$			125	μA	
Output voltage line regulation ( $\Delta V$ (see Notes 2 and 3)	0 <sup>/V</sup> 0 )	$V_{O}$ + 1 V < $V_{I} \le 10$ V,	TJ = 25°C		0.01		%/V	
Load regulation					3		mV	
Output noise voltage (TPS76818)		BW = 200 Hz to 100 k $C_0 = 10 \ \mu\text{F}, I_C = 1 \text{ A},$	,		55		μVrms	
Output current limit		V <sub>O</sub> = 0 V			1.7	2	А	
Thermal shutdown junction tempe	rature				150		°C	
Standby current		EN = V <sub>I</sub> , 2.7 V < V <sub>I</sub> < 10 V	$T_J = 25^{\circ}C$ ,		1		μA	
		EN = VI, 2.7 V < VI < 10 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$			10	μA	
FB input current	TPS76801	FB = 1.5 V			2		nA	
High level enable input voltage	•			1.7			V	
Low level enable input voltage						0.9	V	
Power supply ripple rejection (see	Note 2)	f = 1 KHz, TJ = 25°C	C <sub>O</sub> = 10 μF,		60		dB	

NOTES: 2. Minimum IN operating voltage is 2.7 V or  $V_{O(typ)}$  + 1 V, whichever is greater. Maximum IN voltage 10 V. 3. If  $V_O \le 1.8$  V then  $V_{Imax} = 10$  V,  $V_{Imin} = 2.7$  V:

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If  $V_O \ge 2.5$  V then  $V_{Imax} = 10$  V,  $V_{Imin} = V_O + 1$  V:

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1V))}{100} \times 1000$$



SGLS011 - MARCH 2003

#### electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(tvp)} + 1 V$ , $I_O = 1 mA$ , $\overline{EN} = 0 V$ , $C_o = 10 \mu F$ (unless otherwise noted) (continued)

					MIN			
	PARAMETER		TEST	TEST CONDITIONS		TYP	MAX	UNIT
	Minimum input voltage for	r valid PG	lO(PG) = 300 μA			1.1		V
	Trip threshold voltage		VO decreasing		92		98	%VO
PG	Hysteresis voltage		Measured at VO			0.5		%VO
	Output low voltage		V <sub>I</sub> = 2.7 V,	I <sub>O(PG)</sub> = 1 mA		0.15	0.4	V
	Leakage current		V(PG) = 5 V				1	μΑ
· · · ·		<u>EN</u> = 0 V		-1	0	1		
Input	Input current (EN)		EN = VI				1	μA
				T <sub>J</sub> = 25°C	500			
		TPS76828	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			825	
		TROTOGO	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		450		
	Dropout voltage	TPS76830	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}C$ to $125^{\circ}C$	675		675	
(see Note 4)		I <sub>O</sub> = 1 A,	TJ = 25°C	350		mV		
	TPS76833	I <sub>O</sub> = 1 A,	$T_{J} = -40^{\circ}C$ to $125^{\circ}C$			575	1	
			I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		230		
		TPS76850	I <sub>O</sub> = 1 A,	T <sub>.1</sub> = -40°C to 125°C			380	

NOTE 4: IN voltage equals VO(typ) - 100 mV; TPS76801 output voltage set to 3.3 V nominal with external resistor divider. TPS76815, TPS76818, TPS76825, and TPS76827 dropout voltage limited by input voltage range limitations (i.e., TPS76830 input voltage needs to drop to 2.9 V for purpose of this test).


# **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
.,		vs Output current	2, 3, 4
VO	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8, 9
	Power supply ripple rejection	vs Frequency	10
	Output spectral noise density	vs Frequency	11
	Input voltage (min)	vs Output voltage	12
Zo	Output impedance	vs Frequency	13
VDO	Dropout voltage	vs Free-air temperature	14
	Line transient response		15, 17
	Load transient response		16, 18
VO	Output voltage	vs Time	19
	Dropout voltage	vs Input voltage	20
	Equivalent series resistance (ESR)	vs Output current	22 – 25




#### TYPICAL CHARACTERISTICS






SGLS011 - MARCH 2003



#### **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**



104

105

П


103

f - Frequency - Hz Figure 11

10<sup>-8</sup>


102

SGLS011 - MARCH 2003






## TYPICAL CHARACTERISTICS





SGLS011 - MARCH 2003




#### **TYPICAL CHARACTERISTICS**

Figure 21. Test Circuit for Typical Regions of Stability (Figures 22 through 25) (Fixed Output Options)



## TYPICAL CHARACTERISTICS



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>0</sub>.



SGLS011 - MARCH 2003

#### **APPLICATION INFORMATION**

The TPS768xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and offers an adjustable device, the TPS76801 (adjustable from 1.2 V to 5.5 V).

#### device operation

The TPS768xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS768xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in I<sub>B</sub> to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS768xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS768xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces guiescent current to 2 µA. If the shutdown feature is not used,  $\overline{EN}$  should be tied to ground.

#### minimum load requirements

The TPS768xx family is stable even at zero load; no minimum load is required for operation.

#### FB - pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS768xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS768xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 µF and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu$ F or larger are acceptable, provided the ESR is less than 1.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 10 µF surface-mount ceramic capacitors, including devices from Sprague and Kemet, meet the ESR requirements stated above.



**APPLICATION INFORMATION** 

## external capacitor requirements (continued)




Figure 26. Typical Application Circuit (Fixed Versions)

## programming the TPS76801 adjustable LDO regulator

The output voltage of the TPS76801 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$
(1)

Where:

V<sub>ref</sub> = 1.1834 V typ (the internal reference voltage)

 $R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$ 

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 50  $\mu$ A and then calculate R1 using:

OUTPUT VOLTAGE PROGRAMMING GUIDE					
OUTPUT VOLTAGE	R1	R2	UNIT		
2.5 V	33.2	30.1	kΩ		

(2)

2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ
4.75 V	90.8	30.1	kΩ

Figure 27. TPS76801 Adjustable LDO Regulator Programming



SGLS011 - MARCH 2003

#### **APPLICATION INFORMATION**

#### power-good indicator

The TPS768xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator. PG does not assert itself when the regulated output voltage falls out of the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

#### regulator protection

The TPS768xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS768xx also features internal current limiting and thermal protection. During normal operation, the TPS768xx limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or equal to P<sub>D(max)</sub>.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where:

T<sub>1</sub>max is the maximum allowable junction temperature.

R<sub>0JA</sub> is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.




SGLS011 – MARCH 2003

**MECHANICAL DATA** 

## PWP (R-PDSO-G\*\*)

PowerPAD<sup>™</sup> PLASTIC SMALL-OUTLINE

#### **20 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.

D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



TEXAS

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS76801QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
TPS76815QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
TPS76818QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
TPS76825QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
TPS76833QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
TPS76850QPWPREP	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
V62/03632-01XE	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
V62/03632-02XE	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
V62/03632-03XE	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
V62/03632-04XE	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
V62/03632-08XE	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM
V62/03632-09XE	ACTIVE	HTSSOP	PWP	20	2000	None	Call TI	Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).


**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com