
查询WS7107CPL供应商





Features

- "一工市场
- Low Noise Less Than 15μV_{P-P}

Description

are high performance, low power, 3¹/₂ digit A/D converters. Included are seven segment decoders, display drivers, a reference, and a clock. is designed to interface with a liquid crystal display (LCD) and includes a multiplexed backplane drive; the 7107 will directly drive an instrument size light emitting diode (LED) display.

7107 bring together a combination of high accuracy, versatility, and true economy.

• Low Power Dissipation -

Ordering Information

PART NO. RANGE (°C)	PACKAGE	PKG. NO.
	100	

	SC.CO			
	V+ 1		40 OSC 1	
	(D1 2		39 OSC 2	
	C1 3] [38 OSC 3	
	B1 4		37 TEST	
(1'	s) A1 5	1 1	36 REF HI	
	F1 6	1 1	35 REF LO	
	G1 7]	34 C _{REF} +	
	E1 8		33 C _{REF} -	
	D2 9		32 COMMON	
	C2 10		31 IN HI	
(10'	SK B2 11	-	30 IN LO	
n te n nZ	A2 12		29 A-Z	
	F2 13	3 1	28 BUFF	
	E2 14		27 INT	
	D3 15	3 I	26 V-	
(100'	B3 16		25 G2 (10's)	
			24 C3	
	E3 18		23 A3 > (100' s)	
(10)	00) AB4 19			
の 我	POL 20	<u> </u>	21 BP/GND	
Cpdf.dzsc.com				



Absolute Maximum Ratings

Supply Voltage		Thermal Resistance (typical, Note 2)	θ _{JA} (℃/₩)
WS7106, V+ to V	15v	PDIP Package	50
WS7107, V+ to GND	6V	Maximum Junction Temperature	150 ℃
WS7107, V_ to GND	9V	Maximum Storage Temperature Range6	5℃ to 150℃
Analog Input Voltage (Either Input) (Note 1)			
Reference Input Voltage (Either Input)V+ to V	V-		
Clock Input			

Clock Input WS7106TEST to V+ WS7107GND to V+

Operating Conditions

Temperature Range......0°C to 70°C

CAUTION: Stresses above those listed in "absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation

Of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Notes:

- 1. Input voltages may exceed the supply voltages provided the input current is limited to ±100µA
- 2. Θ_{JA} Is measured with the component mounted on an evaluation PC on board in fee air.

Electrical specifications (Note 3)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SYSTEM PERFORMACE						
Zero Input Reading	V _{IN} =0.0V, FULL Scale = 200mV	-000.0	±000.0	+000.0	Digital Reading	
Ratiometric Reading	V _{IN} = V _{REF} , V _{REF} = 100mV	999	999/1000	1000	Digital Reading	
Rollover Error	-V _{IN} =+V _{IN} =200mV Difference in Reading for Equal Positive and Negative Inputs Near Full Scale	-1	0.2	+1	Counts	
Linearity	Full Scale = 200mV or Full Scale = 2V Maximum Deviation from Best Straight Line Fit (note 6)	-1	0.2	+1	Counts	
Common Mode Rejection Ratio	V_{CM} = 1V, V_{IN} = 0V, Full Scale = 200mv(Note 6)	-	50	-	μ V/V	
End Power Supply Character V+ Supply Current	V _{IN} = 0 (Does Not Include LED Current for WS7107	-	0.5	1.8	mA	
End Power Supply Character V- Supply Current	WS7107 Only	-	0.5	1.8	mA	
COMMON Pin Analog Common Voltage	25kΩ Between Common and Positive Supply (With Respect to + Supply)	2.4	3.0	3.2	V	
Noise (P_{κ} - P_{κ} Value not exceeded 95% of time)	V _{IN} =0V Full Scale=200mV		15		$\mathrm{uV}_{\mathrm{P-P}}$	
Input Leakage Current	V _{IN} =0V		1	10	pА	
Analog COMMON Temperature Coefficient	25K between Common and V+ 0 $^\circ\!\mathrm{C}$ -70 $^\circ\!\mathrm{C}$		60	75	ppm/° ℃	
Scale Factor Temperature Coefficient	V _{IN} =199mV 0°C-70°C Ext. ref. 0ppm/°C		60	75	ppm/°C	
Zero Reading Drift	V _{IN} =0°CV-70°C		0.2	1	uV/°C	
DISPLAY DRIVER WS7106 ONLY						
Peak-to-Peak Segment Drive Voltage Peak-to-Peak Backplane Drive Voltage	V+ = to V- = 9V (Note 5)	4	5	6	V	

Thermal Information




Electrical Specifications (Continued)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Segment Sinking Current	V+ = 5V, Segment Voltage = 3V				
(Except Pins 19 and 20)		5	8	-	mA
Pin 19 Only		10	16	-	mA
Pin 20 Only		4	7	-	mA


NOTES:

3. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

Typical Applications and Test Circuits



7106 TEST CIRCUIT AND TYPICAL APPLICATION WITH LCD DISPLAY COMPONENTS SELECTED FOR 200mV FULL SCALE



7107 TEST CIRCUIT AND TYPICAL APPLICATION WITH LED DISPLAY COMPONENTS SELECTED FOR 200mV FULL SCALE



Design Information Summary Sheet

• OSCILLATOR FREQUENCY

OSCILLATOR PERIOD

 $t_{OSC} = RC/0.45$

• INTEGRATION CLOCK FREQUENCY

 $f_{CLOCK} = f_{OSC}/4$

• INTEGRATION PERIOD

 $t_{INT} = 1000 \text{ x} (4/f_{OSC})$

- 60/50Hz REJECTION CRITERION t_{INT}/t_{60Hz} or t_{INT}/t_{60Hz} = Integer
- **OPTIMUM INTEGRATION CURRENT**

 $I_{INT} = 4\mu A$

FULL SCALE ANALOG INPUT VOLTAGE

V_{INFS} (Typ) = 200mV or 2V

• INTEGRATE RESISTOR

 $\mathsf{R}_{\mathsf{INT}} = \frac{\mathsf{V}_{\mathsf{INFS}}}{\mathsf{I}_{\mathsf{INT}}}$

- INTEGRATE CAPACITOR $C_{INT} = \frac{(t_{INT})(l_{INT})}{V_{INT}}$
- INTEGRATOR OUTPUT VOLTAGE SWING $V_{INT} = \frac{(t_{INT})(I_{INT})}{C_{INT}}$
- VINT MAXIMUM SWING:

 $(V- + 0.5V) < V_{INT} < (V+ - 0.5V), V_{INT} (Typ) = 2V$

- DISPLAY COUNT COUNT = $1000 \times \frac{V_{IN}}{V_{REF}}$
- CONVERSION CYCLE
- $t_{CYC} = t_{CL0CK} \times 4000$ $t_{CYC} = t_{OSC} \times 16,000$ when f_{OSC} = 48kHz; t_{CYC} = 333ms
- COMMON MODE INPUT VOLTAGE (V- + 1V) < V_{IN} < (V+ 0.5V)
- AUTO-ZERO CAPACITOR $0.01\mu F < C_{AZ} < 1\mu F$
- REFERENCE CAPACITOR

 $0.1\mu\mathsf{F} < \mathsf{C}_\mathsf{REF} < 1\mu\mathsf{F}$

• V_{COM} Biased between Vi and V-.

 V_{COM} ≅ V+ - 2.8V Regulation lost when V+ to V- < ≅6.8V If V_{COM} is externally pulled down to (V+ to V-)/2, the V_{COM} circuit will turn off.

7106 POWER SUPPLY: SINGLE 9V

V+ - V- = 9V Digital supply is generated internally $V_{GND} \cong$ V+ - 4.5V


•

Type: Direct drive with digital logic supply amplitude.

V+ = +5V to GND V- = -5V to GND Digital Logic and LED driver supply V+ to GND

Type: Non-Multiplexed Common Anode

Typical Integrator Amplifier Output Waveform (INT Pin)



TOTAL CONVERSION TIME = 4000 x t_{CLOCK} = 16,000 x t_{OSC}



Detailed Description

Analog Section

Figure 3 shows the Analog Section for the

7107. Each measurement cycle is divided into three phases. They are (1) auto-zero (A-Z), (2) signal integrate (INT) and (3) de-integrate (DE).

Auto-Zer o Phase

During auto-zero three things happen. First, input high and low are disconnected from the pins and internally shorted to analog COMMON. Second, the reference capacitor is charged to the reference voltage. Third, a feedback loop is closed around the system to charge the auto-zero capacitor C_{AZ} to compensate for offset voltages in the buffer amplifier, integrator, and comparator. Since the comparator is included in the loop, the A-Z accuracy is limited only by the noise of the system. In any case, the offset referred to the input is less than $10\mu V$.

Signal Integrate Phase

During signal integrate, the auto-zero loop is opened, the internal short is removed, and the internal input high and low are connected to the external pins. The converter then integrates the differential voltage between IN HI and IN LO for a fixed time. This differential voltage can be within a wide common mode range: up to 1V from either supply. If, on the other hand, the input signal has no return with respect to the converter power supply, IN LO can be tied to analog COMMON to establish the correct common mode voltage. At

the end of this phase, the polarity of the integrated signal is determined.

De-Integrate Phase

The final phase is de-integrate, or reference integrate. Input low is internally connected to analog COMMON and input high is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal. Specifically the digital reading displayed is:

DISPLAY COUNT =
$$1000 \left(\frac{V_{IN}}{V_{REF}} \right)$$
.

Differential Input

The input can accept differential voltages anywhere within the common mode range of the input amplifier, or specifically from 0.5V below the positive supply to 1V above the negative supply. In this range, the system has a CMRR of 86dB typical. However, care must be exercised to assure the integrator output does not saturate. A worst case condition would be a large positive common mode voltage with a near full scale negative differential input voltage. The negative input signal drives the integrator positive common mode voltage. For these critical applications the integrator output swing can be reduced to less than the recommended 2V full scale swing with little loss of accuracy. The integrator output can swing to within 0.3V of either supply without loss of linearity.




FIGURE 3. ANALOG SECTION OF



Differential Reference

The reference voltage can be generated anywhere within the power supply voltage of the converter. The main source of common mode error is a roll-over voltage caused by the reference capacitor losing or gaining charge to stray capacity on its nodes. If there is a large common mode voltage, the reference capacitor can gain charge (increase voltage) when called up to de-integrate a positive signal but lose charge (decrease voltage) when called up to de-integrate a negative input signal. This difference in reference for positive or negative input voltage will give a roll-over error. However, by selecting the reference capacitor such that it is large enough in comparison to the stray capacitance, this error can be held to less than 0.5 count worst case. (See Component Value Selection.)

Analog COMMON

This pin is included primarily to set the common mode voltage for battery operation

where the input signals are floating with respect to the power supply. The COMMON pin sets a voltage that is approximately 2.8V more negative than the positive supply. This is selected to give a minimum end-of-life battery voltage of about 6V. However, analog COMMON has some of the attributes of a reference voltage. When the total supply voltage is large enough to cause the zener to regulate (>7V), the COMMON voltage will have a low voltage coefficient (0.001%/V), low output impedance ($\cong 15\Omega$), and a temperature coefficient typically less than 80ppm/^oC.

The limitations of the on chip reference should also be recognized, however. With the

which results from the LED drivers can cause some degradation in performance. Due to their higher thermal resistance, plastic parts are poorer in this respect than ceramic. The combination of reference Temperature Coefficient (TC), internal chip dissipation, and package thermal resistance can increase noise near full scale from $25\mu V$ to $80\mu V_{P-P}$. Also the linearity in going from a high dissipation count such as 1000 (20 segments on) to a low dissipation count such as 1111(8 segments on) can suffer by a count or more. Devices with a positive TC reference may require several counts to pull out of an over-range condition. This is because over-range is a low dissipation mode, with the three least significant digits blanked. Similarly, units with a negative TC may cycle between over-range and a non-over-range count as the die alternately heats and cools. All these problems are of course eliminated if an external reference is used.

7106, with its negligible dissipation, suffers from none of these problems. In either case, an external reference can easily be added, as shown in Figure 4.

Analog COMMON is also used as the input low return during auto-zero and de-integrate. If IN LO is different from analog COMMON, a common mode voltage exists in the system and is taken care of by the excellent CMRR of the converter. However, in some applications IN LO will be set at a fixed known voltage (power supply common for instance). In this application, analog COMMON should be tied to the same point, thus removing the common mode voltage from the converter. The same holds true for the reference voltage. If reference can be conveniently tied to analog COMMON, it should be since this removes the common mode voltage from the reference system.

Within the IC, analog COMMON is tied to an N-Channel FET that can sink approximately 30mA of current to hold the voltage 2.8V below the positive supply (when a load is trying to pull the common line positive). However, there is only 10μ A of source current, so COMMON may easily be tied to a more negative voltage thus overriding the internal reference.




FIGURE 4B. FIGURE 4. USING AN EXTERNAL REFERENCE

TEST

The TEST pin serves two functions. On the coupled to the internally generated digital supply through a 500Ω resistor. Thus it can be used as the negative supply for externally generated segment drivers such as decimal points or any other presentation the user may want to include on the LCD display. Figures 5 and 6 show such an application. No more than a 1mA load should be applied.




FIGURE 5. SIMPLE INVERTER FOR FIXED DECIMAL POINT



The second function is a "lamp test". When TEST is pulled high (to V+) all segments will be turned on and the display should read "1888". The TEST pin will sink about 15mA under these conditions.

CAUTION: In the lamp test mode, the segments have a constant DC voltage (no square-wave). This may burn the LCD display if maintained for extended periods.




FIGURE 6. EXCLUSIVE 'OR' GATE FOR DECIMAL POINT DRIVE

Digital Section


Figures 7 and 8 show the digital section for the

, an internal digital ground is generated from a 6V Zener diode and a large P-Channel source follower. This supply is made stiff to absorb the relative large capacitive currents when the back plane (BP) voltage is switched. The BP frequency is the clock frequency divided by 800. For three readings/sec., this is a 60Hz square wave with a nominal amplitude of 5V. The segments are driven at the same frequency and amplitude and are in phase with BP when OFF, but out of phase when ON. In all cases negligible DC voltage exists across the segments.

Figure 8 is the Digital Section of the


7106 except that the regulated supply and back plane drive have been eliminated and the segment drive has been increased from 2mA to 8mA, typical for instrument size common anode LED displays. Since the 1000 output (pin 19) must sink current from two LED segments, it has twice the drive capability or 16mA.

In both devices, the polarity indication is "on" for negative analog inputs. If IN LO and IN HI are reversed, this indication can be reversed also, if desired.



7106 DIGITAL SECTION





7107 DIGITAL SECTION

System Timing

Figure 9 shows the clocking arrangement used in the . Two basic clocking arrangements

can be used:

- 1. Figure 9A. An external oscillator connected to pin 40.
- 2. Figure 9B. An R-C oscillator using all three pins.

The oscillator frequency is divided by four before it clocks the decade counters. It is then further divided to form the three convert-cycle phases. These are signal integrate (1000 counts), reference de-integrate (0 to 2000 counts) and auto-zero (1000 to 3000 counts). For signals less than full scale, auto-zero gets the unused portion of reference de-integrate. This makes a complete measure cycle of 4,000 counts (16,000 clock pulses) independent of input voltage. For three readings/second, an oscillator frequency of 48kHz would be used.

To achieve maximum rejection of 60Hz pickup, the signal integrate cycle should be a multiple of 60Hz. Oscillator frequencies of 240kHz, 120kHz, 80kHz, 60kHz, 48kHz, 40kHz, $33^{1}/_{3}$ kHz, etc. should be selected. For 50Hz rejection, Oscillator frequencies of 200kHz, 100kHz, $66^{2}/_{3}$ kHz, 50kHz, 40kHz, etc. would be suitable. Note that 40kHz (2.5 readings/second) will reject both 50Hz and 60Hz (also 400Hz and 440Hz).




FIGURE 9B. FIGURE 9. CLOCK CIRCUITS



Component Value Selection

Integrating Resistor

Both the buffer amplifier and the integrator have a class A output stage with 100µA of guiescent current. They can supply 4µA of drive current with negligible nonlinearity. The integrating resistor should be large enough to remain in this very linear region over the input voltage range, but small enough that undue leakage requirements are not placed on the PC board. For 2V full scale, $470k\Omega$ is near optimum and similarly a $47k\Omega$ for a 200mV scale.

Integrating Capacitor

The integrating capacitor should be selected to give the maximum voltage swing that ensures tolerance buildup will not saturate the integrator swing (approximately. 0.3V from either supply). In the

analog COMMON is used as a reference, a nominal +2V fullscale integrator swing is fine. For the

supplies and analog COMMON tied to supply ground, a ±3.5V to +4V swing is nominal. For three readings/second (48kHz clock) nominal values for C_{INT} are 0.22µF and 0.10µF, respectively. Of course, if different oscillator frequencies are used, these values should be changed in inverse proportion to maintain the same output swing.

An additional requirement of the integrating capacitor is that it must have a low dielectric absorption to prevent roll-over errors. While other types of capacitors are adequate for this application, polypropylene capacitors give undetectable errors at reasonable cost.

Auto-Zero Capacitor

The size of the auto-zero capacitor has some influence on the noise of the system. For 200mV full scale where noise is very important, a 0.47µF capacitor is recommended. On the 2V scale, a 0.047µF capacitor increases the speed of recovery from overload and is adequate for noise on this scale.

Reference Capacitor

A 0.1µF capacitor gives good results in most applications. However, where a large common mode voltage exists (i.e., the REF LO pin is not at analog COMMON) and a 200mV scale is used, a larger value is required to prevent roll-over error. Generally 1μ F will hold the roll-over error to 0.5 count in this instance.

Oscillator Components

For all ranges of frequency a $100k\Omega$ resistor is recommended and the capacitor is selected from the equation:

 $f = \frac{0.45}{RC}$ For 48kHz Clock (3 Readings/sec),

C = 100 p F.

Reference Voltage

The analog input required to generate full scale output (2000 counts) is: VIN = 2VREF. Thus, for the 200mV and 2V scale, VRFF should equal 100mV and 1V, respectively. However, in many applications where the A/D is connected to a transducer, there will exist a scale factor other than unity between the input voltage and the digital reading. For instance, in a weighing system, the designer might like to have a full scale reading when the voltage from the transducer is 0.662V. Instead of dividing the input down to 200mV, the designer should use the input voltage directly and select V_{REF} = 0.341V. Suitable values for integrating resistor and capacitor would be 1 $20k\Omega$ and 0.22μ F. This makes the system slightly quieter and also avoids a divider 7107 with ±5V supplies can

accept input signals up to ±4V. Another advantage of this system occurs when a digital reading of zero is desired for $V_{IN} \neq 0$. Temperature and weighing systems with a variable fare are examples. This offset reading can be conveniently generated by connecting the voltage transducer between IN HI and COMMON and the variable (or fixed) offset voltage between COMMON and IN LO.

7107 is designed to work from $\pm 5V$ supplies. However, if a negative supply is not available, it can be generated from the clock output with 2 diodes, 2 capacitors, and an inexpensive IC. Figure 10 shows this application. See ICL7660 data sheet for an alternative.

In fact, in selected applications no negative supply is required. The conditions to use a single +5V supply are:

- 1. The input signal can be referenced to the center of the common mode range of the converter.
- 2. The signal is less than ±1.5V.
- 3. An external reference is used.






FIGURE 10. GENERATING NEGATIVE SUPPLY FROM +5V



Typical Applications






Values shown are for 200mV full scale, 3 readings/sec., floating supply voltage (9V battery).


Values shown are for 200mV full scale, 3 readings/sec. IN LO may be tied to either COMMON for inputs floating with respect to supplies, or GND for single ended inputs. (See discussion under Analog COMMON.)




Typical Applications (Continued) TO PIN 1 OSC 1 40 $100k\Omega$ OSC 2 39 \mathbf{w} OSC 3 38 SET V_{REF} 41 100pF TEST 37 / = 100mV REF HI 36 **REF LO** 35 $1 \mathbf{k} \Omega$ 1**0k**Ω **10k**Ω 34 CREF <mark>士 0.1μ</mark>F 33 CREF 1.2V (ICL8069) COMMON 32 **1M**Ω IN HI 31 0.01µI IN IN LO 30 0.47uF -||______ 47kΩ A-Z 29 BUFF 28 \sim INT 27 I 0.22μF 26 ٧. ν I G2 25 24 C3 TO DISPLAY 23 A3 G3 22 GND 21

IN LO is tied to supply COMMON establishing the correct common mode voltage. If COMMON is not shorted to GND, the input voltage may float with respect to the power supply and COMMON acts as a pre-regulator for the reference. If COMMON is shorted to GND, the input is single ended (referred to supply GND) and the pre-regulator is overridden.








Since low TC zeners have breakdown voltages ~ 6.8V, diode must be placed across the total supply (10V). As in the case of Figure 14, IN LO may be tied to either COMMON or GND.


7107 WITH ZENER DIODE REFERENCE



An external reference must be used in this application, since the voltage between V+ and V- is insufficient for correct operation of the internal reference.



Typical Applications (Continued)



The resistor values within the bridge are determined by the desired sensitivity.






FIGURE 19. CIRCUIT FOR DEVELOPING UNDERRANGE AND OVERRANGE SIGNAL FROM



A silicon diode-connected transistor has a temperature coefficient of about $-2mV/^{0}C$. Calibration is achieved by placing the sensing transistor in ice water and adjusting the zeroing potentiometer for a 000.0 reading. The sensor should then be placed in boiling water and the scale-factor potentiometer adjusted for a 100.0 reading.

7106 USED AS A DIGITAL CENTIGRADE




OVERRANGE SIGNALS FROM

7107 MEASUREING RATIOMETRIC VALUES OF QUAD LOAD CELL



Typical Applications (Continued)







FIGURE 22. DISPLAY BUFFERING FOR INCREASED DRIVE CURRENT



Dual-In-Line Plastic Packages (PDIP)



NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

E40.6 (JEDEC MS-011-AC ISSUE B) 40 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
С	0.008	0.015	0.204	0.381	-
D	1.980	2.095	50.3	53.2	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
е	0.100	0.100 BSC		BSC	-
e _A	0.600 BSC		15.24 BSC		6
e _B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	40		40		9