

General Description

The MAX1980 step-down slave controller is intended for low-voltage, high-current, multiphase DC-DC applications. The MAX1980 slave controller can be combined with any of Maxim's Quick-PWM[™] step-down controllers to form a multiphase DC-DC converter. Existing Quick-PWM controllers, such as the MAX1718, function as the master controller, providing accurate output-voltage regulation, fast transient response, and fault protection features. Synchronized to the master's low-side gate driver, the MAX1980 includes the Quick-PWM constant on-time controller, gate drivers for a synchronous rectifier, active current balancing, and precision current-limit circuitry.

The MAX1980 provides the same high-efficiency, ultralow duty factor capability, and excellent transient response as other Quick-PWM controllers. The MAX1980 differentially senses the inductor currents of both the master and the slave across current-sense resistors. These differential inputs and the adjustable current-limit threshold derived from an external reference allow the slave controller to accurately balance the inductor currents and provide precise current-limit protection. The MAX1980's dual-purpose current-limit input also allows the slave controller to automatically enter a low-power standby mode when the master controller shuts down.

The MAX1980 features a driver-disable mode that forces both gate drivers (DL and DH) low. While the MAX1980's drivers are disabled, the master controller can operate in low-power skip mode, improving light-load efficiency. Additionally, the MAX1980 includes selectable trigger polarity, allowing the slave controller to trigger on the rising (out-of-phase) or falling (in-phase) edge of the master's low-side gate driver. Out-of-phase operation staggers the master and slave's on-times, reducing the input ripple current and consequently the number of input capacitors. The MAX1980 also features a selectable 200kHz/300kHz/550kHz switching frequency. The MAX1980 is available in compact 20-pin 5mm × 5mm QFN and thin QFN packages.

Applications

Notebook Computers **CPU Core Supply** Single-Stage (BATT to V_{CORE}) Converters Two-Stage (5V to VCORE) Converters Servers/Desktop Computers

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

Features


- Quick-PWM Slave Controller
- ◆ Precise, Active Current Balance (±1.25mV)
- ♦ Driver Disable Improves Light Load Efficiency
- **♦** Accurate, Adjustable Current-Limit Threshold
- **♦** Optimized for Low-Output Voltages (≤ 2V)
- ♦ 4V to 28V Battery Input Range
- ♦ Selectable 200kHz/300kHz/550kHz Switching Frequency
- ◆ Drive Large Synchronous-Rectifier MOSFETs
- ♦ 525µA (typ) ICC Supply Current
- ♦ 20µA Standby Supply Current
- ♦ Compact 20-Pin 5mm × 5mm QFN and Thin QFN **Packages**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1980EGP*	-40°C to +100°C	20 QFN (5mm x 5mm)
MAX1980ETP	-40°C to +100°C	20 Thin QFN (5mm x 5mm)

^{*}Contact factory for availability.

Pin Configuration



Typical Operating Circuit appears at end of data sheet.

/U/IXI/U

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V+ to GND	0.3V to +30V
V _{CC} , V _{DD} to GND	0.3V to +6V
PGND to GND	±0.3V
TRIG, LIMIT to GND	0.3V to +6V
DD to GND	0.3V to +6V
ILIM, CM+, CM-, CS+, CS-, COMP	
to GND	0.3V to $(V_{CC} + 0.3V)$
TON, POL to GND	0.3V to $(V_{CC} + 0.3V)$
DL to PGND	0.3V to $(V_{DD} + 0.3V)$
BST to GND	0.3V to +36V

DH to LX	$0.3V$ to $(V_{BST} + 0.3V)$
LX to BST	6V to +0.3V
Continuous Power Dissipation ($T_A = +70$	O°C)
20-Pin QFN (derate 20.0mW/°C above	e +70°C)1.60W
Operating Temperature Range	40°C to +100°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V+ = 15V, $V_{CC} = V_{DD} = 5V$, $V_{OUT} = V_{COMP} = 1.2V$, $V_{CM+} = V_{CM-} = V_{CS+} = V_{CS-} = 1.2V$, $\overline{DD} = V_{CC}$, $\overline{T}_{A} = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_{A} = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
PWM CONTROLLER							
Input Voltage Dange		Battery voltage, V+		4.0		28	V
Input Voltage Range		V _{CC} , V _{DD}		4.5		5.5	V
			TON = GND	171	190	209	
On-Time (Note 1)	ton	V+ = 12V, V _{COMP} = 1.2V	TON = open	320	355	390	ns
		VCOMP - 1.2V	TON = V _{CC}	464	515	566	
Trigger Delay (Note 2)	ttrig				75		ns
SUPPLY CURRENTS							
Quiescent Supply Current (V+)	I+	Measured at V+; V _{ILIM} >	0.35V		25	40	μΑ
Quiescent Supply Current (VDD)	I _{DD}	Measured at V _{DD} ; V _{ILIM} :	> 0.35V		<1	5	μΑ
Quiescent Supply Current (VCC)	Icc	Measured at V _{CC} ; V _{ILIM} >	> 0.35V		525	800	μΑ
Standby Supply Current (V+)		Measured at V+; ILIM = 0	GND		<1	5	μΑ
Standby Supply Current (VDD)		Measured at V _{DD} ; ILIM =	GND		<1	5	μΑ
Standby Supply Current (V _{CC})		Measured at V _{CC} ; ILIM =	GND		20	40	μΑ
Driver-Disable Supply Current (V+)		Measured at V+; \overline{DD} = GND, V _{ILIM} > 0.35V			25	40	μΑ
Driver-Disable Supply Current (V _{DD})		Measured at V _{DD} ; \overline{DD} = GND, V _{ILIM} > 0.35V			<1	5	μA
Driver-Disable Supply Current (VCC)		Measured at V _{CC} ; $\overline{\text{DD}}$ = 0	GND, V _{ILIM} > 0.35V		525	800	μΑ

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, $V_{CC} = V_{DD} = 5V$, $V_{OUT} = V_{COMP} = 1.2V$, $V_{CM+} = V_{CM-} = V_{CS+} = V_{CS-} = 1.2V$, $\overline{DD} = V_{CC}$, $T_A = 0^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDIT	TIONS	MIN	TYP	MAX	UNITS
CURRENT SENSING	-			-			
On-Time Adjustment Range		0.42V < V _{COMP} < 2.8V, V _{OUT} ≥ 0.7V		-40		+40	%
COMP Output Current	ICOMP	Sink and source		30			μΑ
Current-Balance Offset		$(V_{CM+} - V_{CM-}) - (V_{CS+} - 100mV \le (V_{CM+} - V_{CM-})$		-1.25		+1.25	mV
Current-Balance Transconductance		(V _{CM+} - V _{CM-}) - (V _{CS+} -	V_{CS-}) = ± 25 mV		1.2		mS
Current-Sense, Common-Mode Range		CM+, CM-, CS+, CS-		-0.2		+2.0	V
Current-Sense Input Current		CM+, CM-, CS+, CS-		-1		1	μΑ
D ::: 0: :: TI		V _{CM+} - V _{CM-} and	V _{ILIM} = 0.5V	47.5	50	52.5	
Positive Current-Limit Threshold	VC_LIM	V _{CS+} - V _{CS-}	V _{ILIM} = 1V	97.5	100	102.5	mV
Negative Current-Limit			V _{ILIM} = 0.5V	-80	-75	-70	.,
Threshold		V _{CS+} - V _{CS-}	VILIM = 1V	-160	-150	-140	mV
ILIM Standby Threshold Voltage			•	0.2		0.3	V
ILIM Input Current				-100		100	nA
LIMIT Propagation Delay	tLIMIT	Falling edge, 3mV over trip threshold			1.5		μs
LIMIT Output Low Voltage	V _{OL(LIMIT)}	I _{SINK} = 1mA				0.1	V
LIMIT Leakage Current	I _{LIMIT}	LIMIT forced to 5.5V			< 0.01	1	μA
FAULT PROTECTION	•			•			
V _{CC} Undervoltage Lockout Threshold		Rising edge, hysteresis disabled below this leve	,	3.45		3.85	V
Thermal-Shutdown Threshold		Rising, hysteresis = 15°	C (typ)		160		°C
GATE DRIVERS				1.			
DH Gate-Driver On-Resistance (Note 3)	Ron(DH)	V _{BST} - V _{LX} forced to 5V			1.0	4.5	Ω
DL Gate-Driver On-Resistance	-	High state (pullup)			1.0	4.5	
(Note 3)	Ron(dl)	Low state (pulldown)			0.4	2.0	Ω
DH Gate-Driver Source/Sink Current	I _{DH}	DH forced to 2.5V, V _{BST} - V _{LX} forced to 5V			1.3		А
DL Gate-Driver Sink Current	I _{DL}	DL forced to 2.5V			4.0		А
DL Gate-Driver Source Current	I _{DL}	DL forced to 2.5V			1.3		А
Daniel Time		DL rising			35		
Dead Time		DH rising			26		ns
Driver Disable D-I	1	DD falling (Note 4)			225	1000	
Driver Disable Delay	t <u>DD</u>	DD rising (Note 4)			65	1000	ns



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = 5V, V_{OUT} = V_{COMP} = 1.2V, V_{CM+} = V_{CM-} = V_{CS+} = V_{CS-} = 1.2V, $\overline{\text{DD}}$ = V_{CC}, $\overline{\text{TA}}$ = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN TYP	MAX	UNITS
LOGIC						
DOL Logio Lovolo	Vac	Vcc = 4.5V to 5.5V	High	2.4		V
POL Logic Levels	V _{POL}	VCC = 4.5V to 5.5V	Low		0.8	\ \
DD Logic Levels	V _{DD}	$V_{CC} = 4.5V \text{ to } 5.5V$	High	2.4		V
DD Logic Levels	VOD	265mV hysteresis	Low		0.6	7 °
TDIC Logic Loyele	High	High	3.0		V	
TRIG Logic Levels	VTRIG	350mV hysteresis	Low		1.2] v
		Logic high (V _{CC} ; 200kł	Hz operation)	V _{CC} - 0.4		
TON Logic Levels	V _{TON}	Open (300kHz operation	on)	1.6	3.1	V
		Logic low (GND; 550kHz operation)			0.5	
Lavia lavat Ownert		TRIG		-1	+1	
		DD		-1	+1	μΑ
Logic Input Current		POL		-2	+1	
		$TON = GND \text{ or } V_{DD}$	_	-2	+3	

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V+ = 15V, V_{CC} = V_{DD} = 5V, V_{OUT} = V_{COMP} = 1.2V, V_{CM+} = V_{CS+} = V_{CS+} = 1.2V, $\overline{\text{DD}}$ = V_{CC}, $\overline{\text{T}_{A}}$ = -40°C to +100°C, unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
PWM CONTROLLER							•
			TON = GND (550kHz)	171		209	
On Time (Note 1)	ton	V+ = 12V, VCOMP = 1.2V	TON = open (300kHz)	320		390	ns
		VCOMP = 1.2V	$TON = V_{CC} (200kHz)$	464		566	
SUPPLY CURRENTS							
Quiescent Supply Current (V+)	l+	Measured at V+; V _{IL}	_{IM} > 0.35V			40	μΑ
Quiescent Supply Current (V _{DD})	I _{DD}	Measured at V _{DD} ; V T _A = -40°C to +85°C				5	μΑ
Quiescent Supply Current (VCC)	Icc	Measured at V _{CC} ; V	ILIM > 0.35V			800	μΑ
Standby Supply Current (V+)		Measured at V+; ILII T _A = -40°C to +85°C				5	μΑ
Standby Supply Current (V _{DD})		Measured at V _{DD} ; ILIM = GND, T _A = -40°C to +85°C				5	μΑ
Standby Supply Current (V _{CC})		Measured at V _{CC} ; IL	IM = GND			40	μΑ
Driver-Disable Supply Current (V+)		Measured at V+; $\overline{\text{DD}}$ = GND, V _{ILIM} > 0.35V				40	μΑ
Driver-Disable Supply Current (V _{DD})		Measured at V_{DD} ; \overline{DD} = GND, V_{ILIM} > 0.35V, T_A = -40°C to +85°C				5	μΑ
Driver-Disable Supply Current (VCC)		Measured at V _{CC} ; D	\overline{D} = GND, $V_{ILIM} > 0.35V$			800	μΑ

ELECTRICAL CHARACTERISTICS (continued)


(Circuit of Figure 1, V+ = 15V, $V_{CC} = V_{DD} = 5V$, $V_{OUT} = V_{COMP} = 1.2V$, $V_{CM+} = V_{CM-} = V_{CS+} = V_{CS-} = 1.2V$, $\overline{DD} = V_{CC}$, unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
CURRENT SENSING								
On-Time Adjustment Range		0.42V < V _{COMP} < 2.8V, V _{OUT} ≥ 0.7V		-40		+40	%	
COMP Output Current	ICOMP	Sink and source		30			μΑ	
Current-Balance Offset		(V _{CM+} - V _{CM-}) - (V _{CS+} -100mV ≤ (V _{CM+} - V _{CN}		-2.0		+2.0	mV	
Current-Sense, Common-Mode Range		CM+, CM-, CS+, CS-		-0.2		+2.0	V	
Docitive Oversont Lineit Throughold	\/	V _{CM+} - V _{CM-} and	VILIM = 0.5V	47.5		52.5	ma\/	
Positive Current-Limit Threshold	VC_LIM	V _{CS+} - V _{CS-}	V _{ILIM} = 1V	97		103	mV	
Negative Current-Limit		Vac Vac	VILIM = 0.5V	-80		-70	mV	
Threshold		VCS+ - VCS- VILIM = 1V		-160		-140	40	
ILIM Standby Threshold Voltage				0.2		0.3	V	
FAULT PROTECTION								
V _{CC} Undervoltage Lockout Threshold		Rising edge, hysteresi disabled below this lev	•	3.45		3.90	V	
GATE DRIVERS	1	1					II.	
DH Gate-Driver On-Resistance (Note 3)	RON(DH)	V _{BST} - V _{LX} forced to 5'	V			4.5	Ω	
DL Gate-Driver On-Resistance	D	High state (pullup)				4.5	0	
(Note 3)	Ron(dl)	Low state (pulldown)				2.0	Ω	
LOGIC								
TDIOL		2E0m\/ byotorooio	High	3.0			V	
TRIG Logic Levels	VTRIG	350mV hysteresis	Low			1.2]	
		Logic high (V _{CC} ; 200k	Hz operation)	V _{CC} - 0.4				
TON Logic Levels	V _{TON}	Open (300kHz operation)		1.6		3.1	V	
		Logic low (GND; 550kHz operation)				0.5]	

- Note 1: On-time specifications are measured from 50% point to 50% point at the DH pin with LX = PGND, V_{BST} = 5V, and a 500pF capacitor from DH to LX to simulate external MOSFET gate capacitance. Actual in-circuit times may be different due to MOSFET switching speeds.
- Note 2: The trigger delay time, t_{TRIG}, is measured from the time the TRIG pin transitions to the time when the DL pin goes low.
- Note 3: Production testing limitations due to package handling require relaxed maximum on-resistance specifications for the QFN package
- Note 4: The driver-disable delay time (top) is measured from the time the DD pin transitions to the time when the DL or DH pin transitions.
- Note 5: Specifications to -40°C and +100°C are guaranteed by design and not production tested.


Typical Operating Characteristics


(Circuit of Figure 1, V+ = 12V, $V_{CC} = V_{DD} = 5V$, $V_{OUT} = 1.3V$ (ZMODE = GND) and 1V (ZMODE = V_{CC} .)





Typical Operating Characteristics (continued)


(Circuit of Figure 1, V+ = 12V, $V_{CC} = V_{DD} = 5V$, $V_{OUT} = 1.3V$ (ZMODE = GND) and 1V (ZMODE = V_{CC}), $\overline{DD} = V_{CC}$.)




















40μs/div


A. LOWPWR = 0 TO 5V, 5V/div

B. V_{OUT} = 1.3V TO 1.0V, 200mV/div

C. MAX1980 LX, 10V/div

D. MAX1718 LX, 10V/div


ZMODE = LOWPWR




A. LOWPWR = 5V TO 0, 5V/div B. V_{OUT} = 1.0V TO 1.3V, 200mV/div C. MAX1980 LX, 10V/div D. MAX1718 LX, 10V/div ZMODE = LOWPWR

Typical Operating Characteristics (continued)


(Circuit of Figure 1, V+ = 12V, V_{CC} = V_{DD} = 5V, V_{OUT} = 1.3V (ZMODE = GND) and 1V (ZMODE = V_{CC}.), \overline{DD} = V_{CC}.)




A. OUTPUT VOLTAGE, V_{OUT} = 1.290V (NO LOAD), B. MASTER/SLAVE INDUCTOR CURRENTS C. MASTER/SLAVE LX WAVEFORMS, V_{IN} = 12.0V, I_{OUT} = 40A, POL = V_{CC}



A. OUTPUT VOLTAGE, V_{OUT} = 1.290V (NO LOAD), B. MASTER/SLAVE INDUCTOR CURRENTS C. MASTER/SLAVE LX WAVEFORMS, V_{IN} = 12.0V, I_{OUT} = 40A, POL = GND



A. LOAD CURRENT, I_{OUT} = 5A TO 40A B. OUTPUT VOLTAGE, V_{OUT} = 1.290V (NO LOAD) C. SLAVE INDUCTOR CURRENT D. MASTER INDUCTOR CURRENT $V_{IN} = 12.0V$, $POL = V_{CC}$




A. LOAD CURRENT, I_{OUT} = 5A TO 40A B. OUTPUT VOLTAGE, V_{OUT} = 1.290V (NO LOAD) C. SLAVE INDUCTOR CURRENT D. MASTER INDUCTOR CURRENT V_{IN} = 12.0V, POL = GND

Typical Operating Characteristics (continued)


(Circuit of Figure 1, V+ = 12V, V_{CC} = V_{DD} = 5V, V_{OUT} = 1.3V (ZMODE = GND) and 1V (ZMODE = V_{CC}), \overline{DD} = V_{CC}.)

DYNAMIC OUTPUT-VOLTAGE TRANSITION




- A. ZMODE = 0 TO 5V
- B. OUTPUT VOLTAGE, V_{OUT} = 1.30V (ZMODE = GND)
- OR 1.10V (ZMODE = V_{CC})
 C. SLAVE INDUCTOR CURRENT
- D. MASTER INDUCTOR CURRENT

STARTUP WAVEFORM (NO LOAD)




- A. MASTER SHUTDOWN, $V_{\overline{SHDN}}=0$ TO 5V B. OUTPUT VOLTAGE, $V_{OUT}=1.290V$ (NO LOAD) C. SLAVE INDUCTOR CURRENT
- D. MASTER INDUCTOR CURRENT

SHUTDOWN WAVEFORM



- A. MASTER SHUTDOWN, $V_{\overline{SHDN}} = 5V \text{ TO } 0$
- B. OUTPUT VOLTAGE, V_{OUT} = 1.290V (NO LOAD) C. SLAVE INDUCTOR CURRENT
- D. MASTER INDUCTOR CURRENT

STARTUP WAVEFORM



- A. MASTER SHUTDOWN, $V_{\overline{S}\overline{H}\overline{D}\overline{N}}=0$ TO 5V B. OUTPUT VOLTAGE, $V_{OUT}=1.290V$ (NO LOAD)
- C. SLAVE INDUCTOR CURRENT
- D. MASTER INDUCTOR CURRENT
- $R_{OUT} = 65m\Omega (I_{OUT} = 20A)$

Pin Description

PIN	NAME	DESCRIPTION
1	CM+	Master Controller's Positive Current-Sense Input
2	CM-	Master Controller's Negative Current-Sense Input
3	TON	On-Time Selection Control Input. This is a three-level input used to determine the DH on time (see the On-Time Control and Active Current Balancing section). Connect TON as follows for the indicated switching frequencies: GND = 550kHz floating = 300kHz VCC = 200kHz. The slave controller's switching frequency should be selected to closely match the frequency of the master PWM controller.
4	CS-	Slave Controller's Negative Current-Sense Input
5	CS+	Slave Controller's Positive Current-Sense Input
6	COMP	Current Balance Compensation. Connect a series resistor and capacitor between COMP and OUT. See the <i>Current Balance Compensation</i> section.
7	POL	TRIG Polarity Select Input. Connect POL to V _{CC} or float to trigger on the rising edge of TRIG (out-of-phase operation). Connect POL to GND to trigger on the falling edge of TRIG (in-phase operation).
8	GND	Analog Ground. Connect the QFN's exposed pad to analog ground.
9	PGND	Power Ground
10	DL	Low-Side Gate-Driver Output. DL swings from PGND to V _{DD} . DL is forced low when the MAX1980 enters standby mode or the drivers are disabled (DD = low).
11	V _{DD}	Supply Voltage Input for the DL Gate Driver. Connect to the system supply voltage (4.5V to 5.5V). Bypass to PGND with a 1µF or greater ceramic capacitor, as close to the IC as possible.
12	Vcc	Analog Supply Voltage Input for PWM Core. Connect V_{CC} to the system supply voltage (4.5V to 5.5V) through a series 10Ω resistor. Bypass to GND with a $0.22\mu F$ or greater ceramic capacitor, as close to the IC as possible.
13	DD	Driver Disable Input. A logic low disables the MAX1980 slave controller by forcing DL and DH low. This reduces the number of phases, allowing single-phase operation for low-power states. Connect to V _{CC} for normal operation.
14	DH	High-Side Gate-Driver Output. DH swings from LX to BST.
15	LX	Inductor Connection. Connect LX to the switched side of the inductor. LX serves as the lower supply rail for the DH high-side gate driver.
16	BST	Boost Flying-Capacitor Connection. Connect to an external capacitor and diode according to the Standard Application Circuit (Figure 1). An optional resistor in series with BST allows DH pullup current to be adjusted.

Pin Description (continued)

PIN	NAME	DESCRIPTION
17	V+	Battery Voltage Sense Connection. Connect V+ to the input power source. V+ is used only for PWM one-shot timing (see the <i>On-Time Control and Active Current Balancing</i> section).
18	LIMIT	Open-Drain Current-Limit Output. Connect to the master controller's adjustable current-limit input (ILIM) according to the <i>Standard Application Circuit</i> (Figure 1). When the voltage across the master controller's current-sense resistor (V _{CM+} - V _{CM-}) exceeds the current-limit threshold (V _{ILIM} /10), the MAX1980 pulls LIMIT low.
19	ILIM	Dual-Mode Current-Limit Adjustment and Standby Input. The current-limit threshold voltage is 1/10 the voltage seen at ILIM (V _{ILIM}) over a 400mV to 1.5V range. If V _{ILIM} drops below 250mV, the slave controller enters a low-power standby mode, forcing DL low and DH low.
20	TRIG	Trigger Input. Connect to the master controller's low-side gate driver. The trigger input's polarity is pin selectable: $POL = V_{CC}$ or floating triggers on the rising edge (out-of-phase operation), and $POL = GND$ triggers on the falling edge (in-phase operation).

Table 1. Component Selection for Standard Applications

COMPONENT	CIRCUIT OF FIGURE 1
Output Voltage	0.6V to 1.75V
Input Voltage Range	7V to 24V
Maximum Load Current	40A
Inductor (each phase)	0.6µH Sumida CDEP134H-0R6 or Panasonic ETQP6F0R6BFA
Frequency	300kHz (TON = float)
High-Side MOSFET (N _H , each phase)	International Rectifier (2) IRF7811W
Low-Side MOSFET (N _L , each phase)	International Rectifier (2) IRF7822 or Fairchild (3) FDS7764A or
Input Capacitor (C _{IN})	(6) 10µF, 25V Taiyo Yuden TMK432BJ106KM or TDK C4532X5R1E106M
Output Capacitor (COUT)	(8) 270µF, 2.0V Panasonic EEFUE0E271R
Current-Sense Resistors (Rcs and Rcm)	1.5mΩ
Voltage Positioning Gain (Avps)	1

_Detailed Description

The MAX1980 step-down slave controller is intended for low-voltage, high-current, multiphase DC-DC applications. The MAX1980 slave controller can be combined with any of Maxim's Quick-PWM step-down controllers to form a multiphase DC-DC converter. When compared to single-phase operation, multiphase conversion lowers the peak inductor current by distributing the load current between parallel power paths. This simplifies component selection, power distribution to the load, and thermal layout. Existing Quick-PWM controllers, such as the MAX1718, function as the master controller, providing accurate output-voltage regulation, fast transient response, and multiple fault-protection features. Synchronized to the master's low-side gate driver, the MAX1980 includes a constant on-time controller, synchronous rectifier gate drive, active current balancing, and precision current-limit circuitry.

On-Time Control and Active Current Balancing

The MAX1980 slave controller uses a constant on-time, voltage feed-forward architecture similar to Maxim's Quick-PWM controllers (Figure 2). The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to input voltage and directly proportional to the compensation voltage (VCOMP). Another one-shot sets a minimum off-time (130ns typical). The on-time one-shot is triggered when the following conditions are satisfied: The slave detects a transition on the TRIG input, the slave controller's inductor current is below its current-limit threshold, and the minimum off time has expired.

Table 2. Component Suppliers

MANUFACTURER	PHONE COUNTRY CODE	WEBSITE	
MOSFETS		·	
Fairchild Semiconductor	1-888-522-5372	www.fairchildsemi.com	
International Rectifier	1-310-322-3331	www.irf.com	
Siliconix	1-203-268-6261	www.vishay.com	
CAPACITORS			
Kemet	1-408-986-0424	www.kemet.com	
Panasonic	1-847-468-5624	www.panasonic.com	
Sanyo	65-281-3226 (Singapore) 1-408-749-9714	www.secc.co.jp	
Taiyo Yuden	03-3667-3408 (Japan) 1-408-573-4150	www.t-yuden.com	
INDUCTORS		·	
Coilcraft	1-800-322-2645	www.coilcraft.com	
Coiltronics	1-561-752-5000	www.coiltronics.com	
Sumida	1-408-982-9660	www.sumida.com	

The trigger input's polarity is selected by connecting POL to VCC (rising edge) or to GND (falling edge).

At the slave controller's core is the one-shot that sets the high-side switch's on-time. This fast, low-jitter one-shot adjusts the on-time in response to the input voltage and the difference between the inductor currents in the master and the slave. Two identical transconductance amplifiers ($G_{MM} = G_{MS}$) integrate the difference between the master and slave current-sense signals. The summed output is connected to COMP, allowing adjustment of the integration time constant with a compensation capacitor connected at COMP. The resulting compensation current and voltage may be determined by the following equations:

$$I_{COMP} = G_{MM} (V_{CM+} - V_{CM-}) - G_{MS} (V_{CS+} - V_{CS-})$$

$$V_{COMP} = V_{OUT} + I_{COMP} Z_{COMP}$$

where ZCOMP is the impedance at the COMP output.

The PWM controller uses this integrated signal (VCOMP) to set the slave controller's on time. When the master and slave current-sense signals (CM+ to CM- and CS+ to CS-) become unbalanced, the transconductance amplifiers adjust the slave controller's on time, allowing the slave inductor current to increase or decrease until the current-sense signals are properly balanced:

$$\begin{split} t_{ON} &= K \Bigg(\frac{V_{COMP}}{V_{IN}} \Bigg) \\ &= K \Bigg(\frac{V_{OUT}}{V_{IN}} \Bigg) + K \Bigg(\frac{I_{COMP} Z_C}{V_{IN}} \Bigg) \end{split}$$

= (Master's on time) + (Slave's on-time correction due to current imbalance)

This control algorithm results in balanced inductor currents with the slave switching frequency synchronized to the master. Since the master operates at nearly constant frequency, the slave will as well. The benefits of a constant switching frequency are twofold: first, the frequency can be selected to avoid noise-sensitive regions of the spectrum; second, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output-voltage ripple.

Multiple phase switching effectively distributes the load among the external components, thereby improving the overall efficiency. Distributing the load current between multiple phases lowers the peak inductor current by the number of phases (1/ η) when compared to a single-phase converter. This significantly reduces the I²R losses across the inductor's series resistance, the MOSFETs on-resistance, and the board resistance.




Figure 1. Standard Application Circuit




Figure 2. Functional Diagram

In-Phase and Out-of-Phase Operation

Multiphase systems can stagger the on times of each phase (out-of-phase operation) or simultaneously turn on all phases at the beginning of a new cycle (in-phase operation). When configured for out-of-phase operation, high input-to-output differential voltages ($V_{IN} > \eta V_{OUT}$) prevent the on times from overlapping.

Therefore, the instantaneous input-current peaks of each phase do not overlap, resulting in reduced input-and output-voltage ripple and RMS ripple current. This lowers the input- and output-capacitor requirements, which allows fewer or less expensive capacitors, and decreases shielding requirements for EMI. When the on times overlap at low input-to-output differential voltages

 $(V_{IN} < \eta V_{OUT})$, the input currents of the overlapping phases may sum together, increasing the total input and output ripple voltage and RMS ripple current.

During in-phase operation, the input capacitors must support large, instantaneous input currents when the high-side MOSFETs turn on simultaneously, resulting in increased ripple voltage and current when compared to out-of-phase operation. The higher RMS ripple current degrades efficiency due to power loss associated with the input capacitor's effective series resistance (ESR). This typically requires a large number of low-ESR input capacitors in parallel to meet input ripple current ratings or minimize ESR-related losses.

The polarity select input (POL) determines whether rising edges (POL = V_{CC}) or falling edges (POL = GND) trigger a new cycle. For low duty-cycle applications (duty factor < 50%), triggering on the rising edge of the master's low-side gate driver prevents both high-side MOSFETs from turning on at the same time. Staggering the phases in this way lowers the input ripple current, thereby reducing the input capacitor requirements. For applications operating with approximately a 50% duty factor, out-of-phase operation (POL = VCC) causes the slave controller to complete an on-pulse coincident to the master controller determining when to initiate its next on time. The noise generated when the slave controller turns off its high-side MOSFET could compromise the master controller's feedback voltage and current-sense inputs, causing inaccurate decisions that lead to more jitter in the switching waveforms. Under these conditions, triggering off of the falling edge (POL = GND) of the master's low-side gate driver forces the controllers to operate in-phase, improving the system's noise immunity.

5V Bias Supply (Vcc and VDD)

The MAX1980 requires an external 5V bias supply in addition to the battery. Typically this 5V bias supply is the notebook's 95% efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency, eliminates power dissipation limitations, and removes the cost associated with the internal, 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If standalone capability is needed, the 5V supply can be generated with an external linear regulator.

The MAX1980 has a separate analog PWM supply voltage input (V_{CC}) and gate-driver supply input (V_{DD}). The battery input (V_{+}) and 5V bias inputs (V_{CC} and V_{DD}) can be tied together if the input source is a fixed 4.5V to 5.5V supply.

The maximum current required from the 5V bias supply to power V_{CC} (PWM controller) and V_{DD} (gate-drive power) is:

IBIAS = ICC + fSW(QG1 + QG2) = 10mA to 45mA (typ)

where I_{CC} is 525μ A typical, f_{SW} is the switching frequency, and Q_{G1} and Q_{G2} are the MOSFET data sheets' total gate-charge specification limits at V_{GS} = 5V.

Driver Disable

When \overline{DD} is driven low, the MAX1980 disables the drivers by forcing DL and DH low, effectively disabling the slave controller. Disabling the MAX1980 for single-phase operation allows the master controller to enter low-power pulse-skipping operation under light load conditions.

When DD is driven high, the MAX1980 enables the drivers, allowing normal PWM operation (see the *On-time Control and Active Current Balancing* section). Since the slave controller cannot skip pulses, the master controller should be configured for forced-PWM operation while the MAX1980's drivers are enabled. This PWM control scheme forces the low-side gate drive waveform to be the complement of the high-side gate drive waveform, allowing the inductor current to reverse. During negative load and downward output-voltage transitions, forced-PWM operation allows the converter to sink current, rapidly pulling down the output voltage. Another benefit of forced-PWM operation, the switching frequency remains relatively constant over the full load and input voltage ranges.

Standby Mode

The MAX1980 slave controller enters a low-power standby mode when the ILIM voltage (V_{ILIM}) drops below 250mV (Table 4). Standby forces DL and DH low, and disables the PWM controller to inhibit switching; however, the bias and fault-protection circuitry remain active so the MAX1980 can continuously monitor the ILIM input. When V_{ILIM} is driven above 250mV, the PWM controller is enabled.

Table 3. Approximate K-Factor Errors

TON CONNECTION	FREQUENCY SETTING (kHz)	K-FACTOR (µs)	MAX K-FACTOR ERROR (%)	
V _{CC}	200	5	10	
Float	300	3.3	10	
GND	550	1.8	10	

Table 4. Operating Mode Truth Table

DD	ILIM	DL	MODE	COMMENTS
Vcc	High (> 0.25V)	Switching	Normal Operation	Low-noise, fixed-frequency, PWM operation. The inductor current reverses with light loads.
GND	GND High Low Driver Disable		_	Light load, single-phase operation. The MAX1980 disables the drivers by forcing DL and DH low, effectively disabling the slave controller.
X	GND (< 0.25V)	Low	Standby	Low-power, standby mode ($I_{CC} + I_{DD} = 20\mu A$ typ). DL and DH forced low, and the PWM controller disabled. However, the bias and fault-protection circuitry remain active so the MAX1980 can continuously monitor the ILIM input.

X = Don't Care

When the slave controller's current-limit voltage (V_{ILIM}) is set through a resistive-divider between the master controller's reference and GND (see the *Current-Limit Circuitry* section), the MAX1980 automatically enters low-power standby mode when the master controller shuts down. As the master's reference powers down, the resistive-divider pulls ILIM below 250mV, automatically activating the MAX1980's low-power standby mode.

Current-Limit Circuitry

When the master's inductor current exceeds its valley current limit, the master extends its off time by forcing DL high until the inductor current falls below the current-limit threshold. Without a transition on the master's low-side gate driver, the slave cannot initiate a new on-time pulse so the slave's inductor current ramps down as well, maintaining the current balance. Therefore, the slave's valley current limit only needs to protect the slave controller if the current balance circuitry or the master current limit fails. The slave's ILIM input voltage should be selected to properly adjust the master's current-limit threshold.

Dual-Mode ILIM Input

The current-limit input (ILIM) features dual-mode operation, serving as both the standby mode control input and the current-limit threshold adjustment. The slave controller enters a low-power standby mode when the ILIM voltage (VILIM) is pulled below 250mV. For ILIM voltages from 400mV to 1.5V, the current-limit threshold voltage is precisely 0.1 × VILIM. The current-limit voltage may be accurately set with a resistive voltage-divider between the master controller's reference and GND, allowing the MAX1980 to automatically enter the low-power standby mode.

Slave Current Limit

The slave current-limit circuit employs a unique "valley" current-sensing algorithm. If the current-sense signal is

above the current-limit threshold, the MAX1980 will not initiate a new cycle (Figure 3). The actual peak inductor current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-limit threshold, inductor value, and input voltage. The reward for this uncertainty is robust, overcurrent sensing. When combined with master controllers that contain output undervoltage protection circuits, this current-limit method is effective in almost every circumstance.

There also is a negative current limit that prevents excessive reverse inductor currents when V_{OUT} is sinking current. The negative current-limit threshold is set to approximately 150% of the positive current-limit threshold, and tracks the positive current limit when ILIM is adjusted.

The MAX1980 uses CS+ and CS- to differentially measure the current across an external sense resistor (RCS) connected between the inductor and output capacitors. This configuration provides precise current balancing, current limiting, and voltage positioning with a 1% current-sense resistor. Reducing the sense voltage decreases power dissipation but increases the relative measurement error.

Carefully observe the PC board layout guidelines to ensure that noise and DC errors don't corrupt the current-sense signals measured at CS+ and CS-. The IC should be mounted relatively close to the current-sense resistor with short, direct traces making a Kelvin sense connection.

Master Current-Limit Adjustment (LIMIT)

The Quick-PWM controllers that may be used as the master controller typically use the low-side MOSFET's on-resistance as its current-sense element. This dependence on a loosely specified resistance with a large temperature coefficient causes inaccurate current limiting. As a result, high current-limit thresholds are needed to




Figure 3. "Valley" Current-Limit Threshold Point

guarantee full-load operation under worst-case conditions. Furthermore, the inaccurate current limit mandates the use of MOSFETs and inductors with excessively high current and power dissipation ratings.

The slave includes a precision current-limit comparator that supplements the master's current-limit circuitry. The MAX1980 uses CM+ and CM- to differentially sense the master's inductor current across a current-sense resistor, providing a more accurate current limit. When the master's current-sense voltage exceeds the current limit set by ILIM in the slave (see the *Dual-Mode ILIM Input* section), the open-drain current-limit comparator pulls LIMIT low (Figure 2). Once the master triggers the current limit, a pulse-width-modulated output signal appears at LIMIT. This signal is filtered and used to adjust the master's current-limit threshold.

High-Side Gate Driver Supply (BST)

The gate drive voltage for the high-side, N-channel MOSFET is generated by the flying capacitor boost circuit (Figure 4). The capacitor between BST and LX is alternately charged from the external 5V bias supply (VDD) and placed in parallel with the high-side MOSFET's gate-source terminals.

On startup, the synchronous rectifier (low-side MOS-FET) forces LX to ground and charges the boost capacitor to 5V. On the second half of each cycle, the switch-mode power supply turns on the high-side MOS-FET by closing an internal switch between BST and DH. This provides the necessary gate-to-source voltage to turn on the high-side switch, an action that boosts the 5V gate drive signal above the system's main supply voltage (V+).

MOSFET Gate Drivers (DH, DL)

The DH and DL drivers are optimized for driving moderately sized, high-side and larger, low-side power MOSFETs. This is consistent with the low duty factor seen in the notebook CPU environment, where a large VIN - VOUT differential exists. An adaptive dead-time circuit monitors the DL output and prevents the high-side FET from turning on until DL is fully off. There must be a low-resistance, low-inductance path from the DL driver to the MOSFET gate in order for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the MAX1980 will interpret the MOSFET gate as "off" while there is actually charge still left on the gate. Use very short, wide traces (50mils to 100mils wide if the MOSFET is 1 inch from the device). The dead time at the other edge (DH turning off) is determined by a fixed 35ns internal delay.

The internal pulldown transistor that drives DL low is robust, with a 0.4 Ω (typ) on-resistance. This helps prevent DL from being pulled up during the fast rise-time of the LX node, due to capacitive coupling from the drain to the gate of the low-side synchronous-rectifier MOSFET. However, for high-current applications, some combinations of high- and low-side FETs may cause excessive gate-drain coupling, leading to poor efficiency, EMI, and shoot-through currents. This is often remedied by adding a resistor less than 5Ω in series with BST, which increases the turn-on time of the high-side FET without degrading the turn-off time (Figure 4).




Figure 4. High-Side Gate Driver Boost Circuitry

Undervoltage Lockout

During startup, the V_{CC} undervoltage lockout (UVLO) circuitry forces the DL and the DH gate drivers low, inhibiting switching until an adequate supply voltage is reached. Once V_{CC} rises above 3.75V, valid transitions detected at the trigger input initiate a corresponding on-time pulse (see the *On-Time Control and Active Current Balancing* section). To ensure correct startup, the MAX1980 slave controller's undervoltage lockout voltage must be lower than the master controller's undervoltage lockout voltage.

If the V_{CC} voltage drops below 3.75V, it is assumed that there is not enough supply voltage to make valid decisions. To protect the output from overvoltage faults, DL and DH are forced low, effectively disabling the MAX1980.

Thermal-Fault Protection

The MAX1980 features a thermal-fault-protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the standby logic, which pulls DL and DH low. The thermal sensor reactivates the slave controller after the junction temperature cools by 15°C.

Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

Input Voltage Range: The maximum value $(V_{IN(MAX)})$ must accommodate the worst-case high AC adapter voltage. The minimum value $(V_{IN(MIN)})$ must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.

Maximum Load Current: There are two values to consider. The peak load current ($I_{LOAD(MAX)}$) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (I_{LOAD}) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components. Modern notebook CPUs generally exhibit $I_{LOAD} = I_{LOAD(MAX)} \times 80\%$.

For multiphase systems, each phase supports a fraction of the load, depending on the current balancing. The highly accurate current sensing and balancing

implemented by the MAX1980 slave controller evenly distributes the load among each phase:

$$I_{LOAD(SLAVE)} = I_{LOAD(MASTER)} = \frac{I_{LOAD}}{\eta}$$

where η is the number of phases.

Switching Frequency: This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and $V_{\rm IN}^2$. The optimum frequency also is a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.

Setting Switch On Time: The constant on-time control algorithm in the master results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. In the slave, the high-side switch on time is inversely proportional to V+ and directly proportional to the compensation voltage (V_{COMP}):

$$t_{ON} = K \left(\frac{V_{COMP}}{V_{IN}} \right)$$

where K is set by the TON pin-strap connection (Table 3).

Set the nominal on time in the slave to match the on time in the master. An exact match is not necessary because the MAX1980 have wide t_{ON} adjustment ranges (±40%). For example, if t_{ON} in the master is set to 250kHz, the slave can be set to either 200kHz or 300kHz and still achieve good performance. Care should be taken to ensure that the COMP voltage remains within its output voltage range (0.42V to 2.80V).

Inductor Operating Point: This choice provides tradeoffs between size vs. efficiency and transient response vs. output noise. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output noise due to increased ripple current. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further sizereduction benefit. The optimum operating point is usually found between 20% and 50% ripple current.

Inductor Selection

The switching frequency and operating point (% ripple or LIR) determine the inductor value as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT}) \times \eta}{V_{IN} \times f_{SW} \times I_{LOAD(MAX)} \times LIR}$$

where η is the number of phases. Example: η = 2, ILOAD = 40A, VIN = 12V, VOUT = 1.3V, fSW = 300kHz, 30% ripple current or LIR = 0.3:

$$L = \frac{1.3V \times (12V - 1.3V) \times 2}{12V \times 300kHz \times 40A \times 0.3} = 0.64\mu H$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{LOAD(MAX)} \left(\frac{2 + LIR}{2\eta} \right)$$

where η is the number of phases.

Transient Response

The inductor ripple current affects transient-response performance, especially at low $V_{\rm IN}$ - $V_{\rm OUT}$ differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The amount of output sag also is a function of the maximum duty factor, which can be calculated from the on time and minimum off time:

$$V_{SAG} = \frac{L\left(\Delta I_{LOAD(MAX)}\right)^2 \left[\left(\frac{V_{OUT}K}{V_{IN}}\right) + t_{OFF(MIN)}\right]}{2\eta C_{OUT}V_{OUT} \left[\left(\frac{\left(V_{IN} - V_{OUT}\right)K}{V_{IN}}\right) - t_{OFF(MIN)}\right]}$$

where $t_{OFF(MIN)}$ is the minimum off time (see the *Electrical Characteristics*), η is the number of phases, and K is from Table 3.

The amount of overshoot due to stored inductor energy can be calculated as:

$$V_{SOAR} \approx \frac{\left(\Delta I_{LOAD(MAX)}\right)^{2} L}{2\eta C_{OUT} V_{OUT}}$$

Setting the Current Limits

The master and slave current-limit thresholds must be great enough to support the maximum load current, even under worst-case operating conditions. Since the master's current limit determines the maximum load (see the Current-Limit Circuitry section), the procedure for setting the current limit is sequential. First, the master's current limit is set based on the operating conditions and the characteristics of the low-side MOSFETs. Then the slave controller is configured to adjust the master's current-limit threshold based on the precise current-sense resistor value and variation in the MOS-FET characteristics. Finally, the resulting valley current limit for the slave's inductor occurs above the master's current-limit threshold. This is acceptable since the slave's inductor current limit only serves as a fail-safe in case the master and slave inductor currents become significantly unbalanced during a transient.

The basic operating conditions are determined using the same calculations provided in any Quick-PWM regulator data sheet. The valley of the inductor current (ILIMIT(VALLEY)) occurs at ILOAD(MAX) divided by the number of phases minus half of the peak-to-peak inductor current:

$$I_{LIMIT(VALLEY)} \ge \left(\frac{I_{LOAD(MAX)}}{\eta}\right) - \left(\frac{\Delta I_{INDUCTOR}}{2}\right)$$

where the peak-to-peak inductor current may be determined by the following equation:

$$\Delta I_{INDUCTOR} = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} I_{SW} L}$$

The master's high current-limit threshold must be set high enough to support the maximum load current, even when the master's current-limit threshold is at its minimum tolerance value, as described in the master controller's data sheet. Most Quick-PWM controllers that may be chosen as the master controller use the low-side MOSFET's on-resistance to sense the inductor current. In these applications, the worst-case maximum value for RDS(ON) plus some margin for the rise in RDS(ON) over temperature must be used to determine the master's current-limit threshold. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise. Set the master current-limit threshold to support the maximum load current for the maximum RDS(ON) and minimum current-limit tolerance value:

 $VITHM(HIGH) \ge (ILIMIT(VALLEY))RDS(ON)(MAX)$




Figure 5. Setting the Adjustable Current Limits

where V_{ITHM}, the master's current-limit threshold, is typically 1/10th the voltage seen at the master's ILIM input (V_{ITHM} = 0.1 × V_{LIM(MASTER)}), see the master controller's data sheet). Connect a resistive voltage-divider from the master controller's internal reference to GND, with the master's ILIM input connected to the center tap (Figure 5). Use 1% tolerance resistors in the divider with $10\mu A$ to $20\mu A$ DC bias current to prevent significant errors due to the ILIM pin's input current:

$$\frac{V_{ILIM(MASTER)}}{20\mu A} \le R_B \le \frac{V_{ILIM(MASTER)}}{10\mu A}$$

$$R_A = \left[\left(\frac{V_{REF(MASTER)}}{V_{ILIM(MASTER)}} \right) - 1 \right] R_B$$

Configure the slave controller so its LIMIT output begins to roll off after the master current-limit threshold occurs:

$$V_{ITHS} \ge R_{CM} \left(\frac{V_{ITHM(HIGH)}}{R_{DS(ON)(MAX)}} + \Delta I_{INDUCTOR} \right)$$

where V_{ITHS}, the slave's current-limit threshold, is precisely one-tenth the voltage seen at the slave's ILIM input (V_{ITHS} = $0.1 \times V_{\rm ILIM(SLAVE)}$). Connect a second resistive voltage-divider from the master controller's internal reference to GND, with the slave's ILIM input connected to the center tap (Figure 5). The external adjustment range of 400mV to 1.5V corresponds to a current-limit threshold of 40mV to 150mV. Use 1% tolerance resistors in the divider with 10 μ A to 20 μ A DC bias current to prevent significant errors due to the ILIM pin's input current. Reducing the current-limit threshold

voltage lowers the sense resistor's power dissipation, but this also increases the relative measurement error:

$$\begin{split} &\frac{V_{ILIM(SLAVE)}}{20\mu A} \leq R_D \leq \frac{V_{ILIM(SLAVE)}}{10\mu A} \\ &R_C = \left[\left(\frac{V_{REF(MASTER)}}{V_{ILIM(SLAVE)}} \right) - 1 \right] R_D \end{split}$$

Now, set the current-limit adjustment ratio ($A_{ADJ} = V_{ITHM(HIGH)}/V_{ITHM(LOW)}$) greater than the maximum to minimum on-resistance ratio ($A_{RDS} = R_{DS(ON)(MAX)}/R_{DS(ON)(MIN)}$):

$$A_{ADJ} \ge A_{ROS}$$

$$1 + \left(\frac{R_A //R_B}{R_{LIMIT}}\right) \ge \frac{R_{DS(ON)(MAX)}}{R_{DS(ON)(MIN)}}$$

Increasing AADJ improves the master's current-limit accuracy but also increases the current limit's noise sensitivity. Therefore, RLIMIT may be selected using the following equation:

$$R_{LIMIT} \le \frac{(R_A // R_B) R_{DS(ON)(MIN)}}{R_{DS(ON)(MAX)} - R_{DS(ON)(MIN)}}$$

Finally, verify that the total load on the master's reference does not exceed $50\mu A$:

$$I_{BIAS(TOTAL)} = \left(\frac{V_{REF}}{R_A + (R_B /\!/ R_{LIMIT})}\right) + \left(\frac{V_{REF}}{R_C + R_D}\right) \le 50\mu A$$

Current Limit Design Example

For the typical application circuit shown in Figure 1 V_{IN} = 12V, V_{OUT} = 1.3V, f_{SW} = 300kHz, η = 2, I_{LOAD(MAX)} = 50A, L = 0.6 μ H, RDS(ON)(MAX) = 6m Ω , RDS(ON)(MIN) = 3m Ω

 Determine the peak-to-peak inductor current and the valley current limit:

$$\Delta I_{\text{INDUCTOR}} = \frac{1.3V \times (12V - 1.3V)}{12V \times 300 \text{kHz} \times 0.6 \mu \text{H}} = 6.4A$$

$$I_{\text{LIMIT(VALLEY)}} = \left(\frac{50A}{2}\right) - \left(\frac{1}{2} \times 6.4A\right) = 21.8A$$

2) Determine the master's current-limit threshold from the valley current limit and low-side MOSFETs' maximum on-resistance over temperature:

$$VITH(MASTER) \ge 21.8A \times 6m\Omega = 130mV$$

Now select the resistive-divider values (RA and RB in Figure 5) to set the appropriate voltage at the master's ILIM input:

$$R_B = \left(\frac{10 \times 130 \text{mV}}{20 \mu \text{A}}\right) \text{to}\left(\frac{10 \times 130 \text{mV}}{10 \mu \text{A}}\right) = 65 \text{k}\Omega \text{ to } 130 \text{k}\Omega$$

Selecting R_B = $100k\Omega$ ±1% provides the following value for R_A:

$$R_A = \left(\frac{2V}{10 \times 130 mV} - 1\right) \times 100 k\Omega \approx 54 k\Omega$$

3) Determine the slave's current-limit threshold:

$$V_{ITHS} \ge 1.5 \text{m}\Omega \times \left(\frac{130 \text{mV}}{6 \text{m}\Omega} + 6.4 \text{A}\right) \approx 42 \text{mV}$$

Select the resistive-divider values (R_C and R_D in Figure 5) to set the appropriate voltage at the slave's ILIM input:

$$R_D = \left(\frac{10 \times 42 \text{mV}}{20 \mu \text{A}}\right) \text{to} \left(\frac{10 \times 42 \text{mV}}{10 \mu \text{A}}\right) = 21 \text{k}\Omega \text{ to } 42 \text{k}\Omega$$

Selecting R_D = $30.1k\Omega$ ±1% provides the following value for R_A:

$$R_C = \left(\frac{2V}{10 \times 42 \text{mV}} - 1\right) \times 30.1 \text{k}\Omega \approx 113 \text{k}\Omega$$

4) Determine RLIMIT (Figure 5) from the above equation:

$$R_{LIMIT} \le \frac{\left(53.6k\Omega//100k\Omega\right) \times 3m\Omega}{6m\Omega - 3m\Omega} \approx 35k\Omega$$

5) Finally, verify that that the total bias currents do not exceed the 50μA maximum load of the master's reference:

$$I_{BIAS(TOTAL)} = \left(\frac{2V}{54k\Omega + (100k\Omega//34.8k\Omega)}\right) + \left(\frac{2V}{30.1k\Omega + 113k\Omega}\right) = 36\mu A$$

When unadjusted, the on-resistance variation of the low-side MOSFETs results in a maximum current-limit variation (ΔI_{LIMIT}) determined by the following equation:

Unadjusted
$$\Delta I_{LIMIT} = V_{ITHM(HIGH)} \left(\frac{A_{RDS} - 1}{R_{DS(ON)(MAX)}} \right)$$

where ARDS = RDS(ON)(MAX)/RDS(ON)(MIN). Using the MAX1980 to adjust the master's current-limit threshold results in a maximum current-limit variation less than the peak-to-peak inductor current:

Adjusted $\Delta I_{\text{LIMIT}} \leq \Delta I_{\text{INDUCTOR}}$

As shown in Figure 6, the resulting current-limit variation of the master is dramatically reduced. For the above example, this control scheme reduces the current-limit variation from 21.7A (unadjusted) to less than 6.4A (adjusted).

Output Capacitor Selection

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

In CPU V_{CORE} converters and other applications where the output is subject to large load transients, the output capacitor selection typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \le \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$




Figure 6. Master/Slave Current-Limit Thresholds

In non-CPU applications, the output capacitor selection often depends on how much ESR is needed to maintain an acceptable level of output ripple voltage. The output ripple voltage of a step-down controller equals the total inductor ripple current multiplied by the output capacitor's ESR. When operating multiphase systems out-of-phase, the peak inductor currents of each phase are staggered, resulting in lower output ripple voltage by reducing the total inductor ripple current. For out-of-phase operation, the maximum ESR to meet ripple requirements is:

$$R_{ESR} \le \frac{V_{RIPPLE}}{\left(\frac{\eta}{L}\right) \left(\frac{V_{IN} - \eta V_{OUT}}{f_{SW}}\right) \left(\frac{V_{OUT}}{V_{IN}}\right) - (\eta - 1)V_{OUT}t_{TRIG}}$$

This equation may be rewritten as the single phase ripple current minus a correction due to the additional phases:

$$R_{ESR} \le \frac{V_{RIPPLE}}{\left[I_{LOAD(MAX)}LIR - \eta(\eta - 1)\left(\frac{V_{OUT}}{L}\right)(t_{ON} + t_{TRIG})\right]}$$

where trrig is the MAX1980's trigger propagation delay, η is the number of phases, and K is from Table 3. When operating the MAX1980 in-phase (POL = GND), the high-side MOSFETs turn on together, so the output capacitors must simultaneously support the combined inductor ripple currents of each phase.

For in-phase operation, the maximum ESR to meet ripple requirements is:

$$R_{ESR} \le \frac{V_{RIPPLE}}{I_{LOAD(MAX)}LIR} = \frac{V_{RIPPLE}}{\left(\frac{\eta}{f_{SW}L}\right)\left(\frac{V_{OUT}}{V_{IN}}\right)\left(V_{IN} - V_{OUT}\right)}$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalums, OS-CONs, and other electrolytics).

When using low-capacity filter capacitors such as ceramic or polymer types, capacitor size is usually determined by the capacity needed to prevent V_{SAG} and V_{SOAR} from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the V_{SAG} and V_{SOAR} equations in the *Transient Response* section).

Output Capacitor Stability Considerations

For Quick-PWM controllers, stability is determined by the value of the ESR zero relative to the switching frequency. The boundary of instability is given by the following equation:

$$f_{ESR} \le \frac{f_{SW}}{\pi}$$
 where
$$f_{ESR} = \frac{1}{2\pi R_{ESR} C_{OUT}}$$

For a standard 300kHz application, the ESR zero frequency must be well below 95kHz, preferably below 50kHz. Tantalum, Sanyo POSCAP, and Panasonic SP capacitors in wide-spread use at the time of publication have typical ESR zero frequencies below 30kHz. In the standard application used for inductor selection, the ESR needed to support a 30mVp-p ripple is 30mV/(40A x 0.3) = $2.5m\Omega$. Eight 270µF/2.0V Panasonic SP capacitors in parallel provide $1.9m\Omega$ (max) ESR. Their typical combined ESR results in a zero at 39kHz.

Do not put high-value ceramic capacitors directly across the output without taking precautions to ensure stability. Ceramic capacitors have a high ESR zero frequency and may cause erratic, unstable operation. However, it's easy to add enough series resistance by placing the capacitors a couple of centimeters downstream from the junction of the inductor and FB pin.

Unstable operation manifests itself in two related but distinctly different ways: double-pulsing and feedback loop instability. Double-pulsing occurs due to noise on the output or because the ESR is so low that there isn't enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the minimum off-time period has expired. Double-pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped, but can cause the output voltage to rise above or fall below the tolerance limits.

The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output voltage ripple envelope for overshoot and ringing. It can help to simultaneously monitor the switching waveforms (V_{LX} and/or I_{INDUCTOR}). Don't allow more than one cycle of ringing after the initial step-response under/overshoot.

Input Capacitor Selection

The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents. The MAX1980 multiphase slave controllers operate out-of-phase (POL = V_{CC} or float), staggering the turn-on times of each phase. This minimizes the input ripple current by dividing the load current among independent phases:

$$I_{RMS} = \left(\frac{I_{LOAD}}{\eta}\right) \left(\frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}\right)$$

for out-of-phase operation.

When operating the MAX1980 in-phase (POL = GND), the high-side MOSFETs turn on simultaneously, so input capacitors must support the combined input ripple currents of each phase:

$$I_{RMS} = I_{LOAD} \left(\frac{\sqrt{V_{OUT} (V_{IN} - V_{OUT})}}{V_{IN}} \right)$$

for in-phase operation.

For most applications, nontantalum chemistries (ceramic, aluminum, or OS-CON) are preferred because of their resilience to inrush surge currents typical of systems with a mechanical switch or connector in series with the input.

If the master/slave converter is operated as the second stage of a two-stage power-conversion system, tantalum input capacitors are acceptable. In either configuration, choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal circuit longevity.

Power MOSFET Selection

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (>20V) AC adapters. Low-current applications usually require less attention.

The high-side MOSFET (N_H) must be able to dissipate the resistive losses plus the switching losses at both V_{IN(MIN)} and V_{IN(MAX)}. Calculate both of these sums. Ideally, the losses at V_{IN(MIN)} should be roughly equal to losses at V_{IN(MAX)}, with lower losses in between. If the losses at V_{IN(MIN)} are significantly higher than the losses at V_{IN(MAX)}, consider increasing the size of N_H. Conversely, if the losses at V_{IN(MIN)} are significantly higher than the losses at V_{IN(MIN)}, consider reducing the size of N_H. If V_{IN} does not vary over a wide range, the minimum power dissipation occurs where the resistive losses equal the switching losses.

Choose a low-side MOSFET that has the lowest possible on-resistance (RDS(ON)), comes in a moderate-sized package (i.e., one or two SO-8s, DPAK or D²PAK), and is reasonably priced. Make sure that the DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic gate-to-drain capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems may occur.

MOSFET Power Dissipation

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET (N_H), the worst-case power dissipation due to resistance occurs at the minimum input voltage:

$$PD(N_{H}Resistive) = \left(\frac{V_{OUT}}{V_{IN}}\right) \left(\frac{I_{LOAD}}{\eta}\right)^{2} R_{DS(ON)}$$

Generally, a small high-side MOSFET is desired to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package power-dissipation often limits how small the MOSFET can be. Again, the optimum occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses don't usually become an issue until the input is greater than approximately 15V.

Calculating the power dissipation of the high-side MOSFET (N_H) due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching-loss calculation provides only a very rough estimate and is no substitute for breadboard evaluation, preferably including verification using a thermocouple mounted on N_H :

$$PD(N_{H}Switching) = \frac{(V_{IN(MAX)})^{2}C_{RSS}f_{SW}I_{LOAD}}{I_{GATE}\eta}$$

where C_{RSS} is the reverse transfer capacitance of N_H and I_{GATE} is the peak gate-drive source/sink current (1A typ).

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied, due to the squared term in the C \times VIN 2 \times $f_{\rm SW}$ switching-loss equation. If the high-side MOSFET chosen for adequate RDS(ON) at low battery voltages becomes extraordinarily hot when biased from VIN(MAX), consider choosing another MOSFET with lower parasitic capacitance.

For the low-side MOSFET (N_L), the worst-case power dissipation always occurs at maximum input voltage:

$$PD(N_{L} | Resistive) = \left[1 - \left(\frac{V_{OUT}}{V_{IN(MAX)}}\right)\right] \left(\frac{I_{LOAD}}{\eta}\right)^{2} R_{DS(ON)}$$

The worst case for MOSFET power dissipation occurs under heavy overloads that are greater than I_{LOAD(MAX)} but are not quite high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, "overdesign" the circuit to tolerate:

$$I_{LOAD} = \eta I_{VALLEY(MAX)} + \left(\frac{I_{LOAD(MAX)}LIR}{2}\right)$$

where IVALLEY(MAX) is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and on-resistance variation. The MOSFETs must have a good-sized heatsink to handle the overload power dissipation.

Choose a Schottky diode (D1) with a forward voltage low enough to prevent the low-side MOSFET body diode from turning on during the dead time. As a general rule, select a diode with a DC current rating equal to $1/(3\eta)$ of the load current. This diode is optional and can be removed if efficiency is not critical.

Current-Balance Compensation (COMP)

The current-balance compensation capacitor (CCOMP) integrates the difference of the master and slave current-sense signals, while the compensation resistor improves transient response by increasing the phase margin. This allows the user to optimize the dynamics of the current-balance loop. Excessively large capacitor values increase the integration time constant, resulting in larger current differences between the phases during transients. Excessively small capacitor values allow the current loop to respond cycle-by-cycle but can result in small DC current variations between the phases. Likewise, excessively large series resistance can also cause DC current variations between the phases. Small series resistance reduces the phase margin, resulting in marginal stability in the current-balance loop. For most applications, a 470pF capacitor and $10 \text{k}\Omega$ series resistor from COMP to the converter's output voltage works well.

The compensation network can be tied to Vout to include the feed-forward term due to the master's on time. (See the *On-Time Control and Active Current Balancing* section.) To reduce noise pick-up in applications that have a widely distributed layout, it is sometimes helpful to connect the compensation network to quiet analog ground rather than Vout.

Setting Voltage Positioning

Voltage positioning dynamically lowers the output voltage in response to the load current, reducing the processors power dissipation. When the output is loaded, an external operational amplifier (Figure 7) increases the signal fed back to the master's feedback input. The additional gain provided by the op amp allows the use of low-value current-sense resistors, significantly reducing the power dissipated in the currentsense resistors when connecting the feedback voltage directly to the current sense resistor. The load transient response of this control loop is extremely fast vet well controlled, so the amount of voltage change can be accurately confined within the limits stipulated in the microprocessor power supply guidelines. To understand the benefits of dynamically adjusting the output voltage, see the Voltage Positioning and Effective Efficiency section.

The voltage positioned circuit determines the load current from the voltage across the current-sense resistors (RSENSE = RCM = RCS) connected between the inductors and output capacitors, as shown in Figure 7. The voltage drop may be determined by the following equation:




Figure 7. Voltage Positioning Gain

$$\begin{aligned} &V_{VPS}\!=\!\left(1\!+\!\frac{\eta R_{C}}{R_{B}}\right)\!\!\left(\frac{I_{LOAD}}{\eta}\right)\!\!R_{SENSE} \\ &V_{VPS}\!=\!\left(\frac{1}{\eta}\!+\!\frac{R_{C}}{R_{B}}\right)\!\!I_{LOAD}\!R_{SENSE} \end{aligned}$$

where η is the number of phases summed together. When the slave controller is disabled, the current-sense summation maintains the proper voltage positioned slope. Select the positive input summing resistors (R_A = R_D) using the following equation:

$$R_A = R_B \parallel (\eta R_C)$$

Applications Information

Voltage Positioning and Effective Efficiency

Powering new mobile processors requires careful attention to detail to reduce cost, size, and power dissipation. As CPUs became more power hungry, it was recognized that even the fastest DC-DC converters were inadequate to handle the transient power requirements. After a load transient, the output instantly changes by ESRCOUT \times $\Delta I_{LOAD}.$ Conventional DC-DC converters respond by regulating the output voltage back to its nominal state after the load transient occurs (Figure 8). However, the CPU only requires that the output voltage remain above a specified minimum value. Dynamically positioning the output voltage to this lower




Figure 8. Voltage Positioning the Output

limit allows the use of fewer output capacitors and reduces power consumption under load.

For a conventional (nonvoltage-positioned) circuit, the total voltage change is:

$$V_{P-P}1 = 2 \times (ESR_{COUT} \times \Delta I_{LOAD}) + V_{SAG} + V_{SOAR}$$

where V_{SAG} and V_{SOAR} are defined in Figure 9. Setting the converter to regulate at a lower voltage when under load allows a larger voltage step when the output current suddenly decreases (Figure 8). So the total voltage change for a voltage-positioned circuit is:

where V_{SAG} and V_{SOAR} are defined in the *Design Procedure* section. Since the amplitudes are the same for both circuits (V_{P-P}1 = V_{P-P}2), the voltage-positioned circuit tolerates twice the ESR. Since the ESR specification is achieved by paralleling several capacitors, fewer units are needed for the voltage-positioned circuit.

An additional benefit of voltage positioning is reduced power consumption at high load currents. Since the output voltage is lower under load, the CPU draws less current. The result is lower power dissipation in the CPU, although some extra power is dissipated in RSENSE. For a nominal 1.6V, 22A output (RLOAD = $72.7m\Omega$), reducing the output voltage 2.9% gives an output voltage of 1.55V and an output current of 21.3A. Given these values, CPU power consumption is reduced from 35.2W to 33.03W. The additional power consumption of RSENSE is:

 $50mV \times 21.3A = 1.06W$




Figure 9. Transient Response Regions

which results in an overall power savings of:

$$35.2W - (33.03W + 1.06W) = 1.10W.$$

In effect, 2.2W of CPU dissipation is saved and the power supply dissipates much of the savings, but both the net savings and the transfer of dissipation away from the hot CPU are beneficial. Effective efficiency is defined as the efficiency required of a nonvoltage-positioned circuit to equal the total dissipation of a voltage-positioned circuit for a given CPU operating condition.

Calculate effective efficiency as follows:

- 1) Start with the efficiency data for the positioned circuit (VIN, IIN, VOUT, IOUT).
- 2) Model the load resistance for each data point:

3) Calculate the output current that would exist for each R_{LOAD} data point in a nonpositioned application:

where $V_{NP} = 1.6V$ (in this example).

- 4) Calculate effective efficiency as: Effective efficiency = (V_{NP} × I_{NP}) / (V_{IN} × I_{IN}) = calculated nonpositioned power output divided by the measured voltage-positioned power input.
- 5) Plot the efficiency data point at the nonpositioned current, INP.

The effective efficiency of voltage-positioned circuits is shown in the *Typical Operating Characteristics*.

One-Stage (Battery Input) vs. Two-Stage (5V Input) Applications

The MAX1980 can be used with a direct battery connection (one stage) or can obtain power from a regulated 5V supply (two-stage). Each approach has advantages, and careful consideration should go into the selection of the final design.

The one-stage approach offers smaller total inductor size and fewer capacitors overall due to the reduced demands on the 5V supply. Due to the high input voltage, the one-stage approach requires lower DC input currents, reducing input connection/bus requirements and power dissipation due to input resistance. The transient response of the single stage is better due to the ability to ramp the inductor current faster. The total efficiency of a single stage is better than the two-stage approach.

The two-stage approach allows flexible placement due to smaller circuit size and reduced local power dissipation. The power supply can be placed closer to the CPU for better regulation and lower I²R losses from PC board traces. Although the two-stage design has slower transient response than the single stage, this can be offset by the use of a voltage-positioned converter.

Ceramic Output Capacitor Applications

Ceramic capacitors have advantages and disadvantages. They have ultra-low ESR and are noncombustible, relatively small, and nonpolarized. However, they are also expensive and brittle, and their ultra-low ESR characteristic can result in excessively high ESR zero frequencies. In addition, their relatively low capacitance value can cause output overshoot when stepping from full-load to no-load conditions, unless a small inductor value is used (high switching frequency), or there are some bulk tantalum or electrolytic capacitors in parallel to absorb the stored inductor energy. In some cases, there may be no room for electrolytics, creating a need for a DC-DC design that uses nothing but ceramics.

The MAX1980 can take full advantage of the small size and low ESR of ceramic output capacitors in a voltage-positioned circuit. The addition of the positioning resistor increases the ripple at FB, lowering the effective ESR zero frequency of the ceramic output capacitor.

Output overshoot (V_{SOAR}) determines the minimum output capacitance requirement (see the *Output Capacitor Selection* section). Often the switching frequency is increased to 550kHz, and the inductor value is reduced to minimize the energy transferred from inductor to capacitor during load-step recovery. The

efficiency penalty for operating at 550kHz is about 3% when compared to the 300kHz circuit, primarily due to the high-side MOSFET switching losses.

PC Board Layout Guidelines

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (Figure 10). If possible, mount all of the power components on the top side of the board with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Keep the high-current paths short, especially at the ground terminals. This is essential for stable, jitterfree operation
- Connect all analog grounds to a separate solid copper plane, which connects to the GND pin of the MAX1980. This includes the V_{CC} bypass capacitor, COMP components, and the resistive-divider connected to ILIM.
- 3) The master controller also should have a separate analog ground. Return the appropriate noise sensitive components to this plane. Since the reference in the master is sometimes connected to the slave, it may be necessary to couple the analog ground in the master to the analog ground in the slave to prevent ground offsets. A low value (≤10Ω) resistor is sufficient to link the two grounds.
- 4) Keep the power traces and load connections short. This is essential for high efficiency. The use of thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single $m\Omega$ of excess trace resistance causes a measurable efficiency penalty.
- 5) Keep the high-current gate-driver traces (DL, DH, LX, and BST) short and wide to minimize trace resistance and inductance. This is essential for high-power MOSFETs that require low-impedance gate drivers to avoid shoot-through currents.
- 6) CS+, CS-, CM+, and CM- connections for current limiting and balancing must be made using Kelvin sense connections to guarantee the current-sense accuracy.
- 7) When trade-offs in trace lengths must be made, it's preferable to allow the inductor charging path to be made longer than the discharge path. For example, it's better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the low-





Figure 10. Power-Stage PC Board Layout Example

Typical Operating Circuit



side MOSFET or between the inductor and the output filter capacitor.

8) Route high-speed switching nodes away from sensitive analog areas (COMP, ILIM). Make all pinstrap control input connections (SHDN, ILIM, POL) to analog ground or V_{CC} rather than power ground or V_{DD}.

Layout Procedure

- Place the power components first, with ground terminals adjacent (low-side MOSFET source, C_{IN}, C_{OUT}, and D1 anode). If possible, make all these connections on the top layer with wide, copper-filled areas.
- Mount the controller IC adjacent to the low-side MOSFET. The DL gate trace must be short and wide (50mils to 100mils wide if the MOSFET is 1 inch from the controller IC).
- Group the gate-drive components (BST diode and capacitor, VDD bypass capacitor) together near the controller IC.
- 4) Make the DC-DC controller ground connections as shown in Figure 1. This diagram can be viewed as having four separate ground planes: input/output ground, where all the high-power components go; the power ground plane, where the PGND pin and VDD bypass capacitor go; the master's analog

ground plane where sensitive analog components, the master's GND pin and V_{CC} bypass capacitor go; and the slave's analog ground plane where the slave's GND pin, and V_{CC} bypass capacitor go. The master's GND plane must meet the PGND plane only at a single point directly beneath the IC. Similarly, the slave's GND plane must meet the PGND plane only at a single point directly beneath the IC. The respective master and slave ground planes should connect to the high-power output ground with a short metal trace from PGND to the source of the low-side MOSFET (the middle of the star ground). This point must also be very close to the output capacitor ground terminal.

5) Connect the output power planes (VCORE and system ground planes) directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close to the CPU as is practical.


Chip Information

TRANSISTOR COUNT: 1424

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- A IS THE NUMBER OF TERMINALS.

 No IS THE NUMBER OF TERMINALS IN X-DIRECTION & No IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/ LASER MARKED.
- 6 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.
 EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
- 10. MEETS JEDEC MO220.
- 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES.


NO BEE	COMMON								
10		MENSION	IS.	W ₀ _					
	MIN.	NOM.	MAX.	Ϋ́ε					
Α	0.80	0.90	1.00						
A1	0.00	0.01	0.05						
A2	0.00	0.65	1.00	П					
A3		0.20 REF.							
D D1 E	5.00 BSC								
D1		4.75 BSC							
Ε		5.00 BSC							
E1		4.75 BSC							
θ	0°	_	12°						
Ε1 θ Ρ	0		0.60						
D2	1.25	_	3.25						
E2	1.25	_	3.25						

S V M	PITCH VARIATION B	No S	PITCH VARIATION B	H ₀	S _V	PITCH VAR	IATION C	N _O	Y.	PITCH	VARIAT	10N D	N _o
ો	MIN. NOM. MAX.	ો _ક ાં હી	MIN. NOM. MAX.	اء ت	ી	MIN. NO	M. MAX.	<u>τ</u> ε	ା	MIN.	NOM.	MAX.	Ťε
e	0.80 BSC	e	0.65 BSC		œ	0.50	3SC				0.50 BSC		
N	16	3 N	20	3	N	28		3	N		32		3
Nd	4	3 Nd	5	3	Nd	7		3	Nd		8		3
Ne	4	3 Ne	5	3	Ne	7		3	Ne		8		3
П	0.35 0.55 0.75	ПΠ	0.35 0.55 0.75	П	П	0.35 0.5	5 0.75	П	IΙΙ	0.30	0.40	0.50	П
ь	0.28 0.33 0.40	4 Ы	0.23 0.28 0.35	4	ы	0.18 0.23	3 0.30	4	ы	0.18	0.23	0.30	4



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

	COMMON DIMENSIONS											
PKG.	16L 5x5			20L 5x5			28L 5x5			32L 5x5		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A3	(0.20 REF		0.20 REF.			0.20 REF.			0.20 REF.		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
е		0.80 BS	С.	0.65 BSC.			0.50 BSC.			0.50 BSC.		
k	0.25	-	-	0.25	-	•	0.25	٠	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N		16			20		28			32		
ND		4		5			7		8			
NE		4		5			7		8			
JEDEC		WHHB		WHHC			WHHD-1			WHHD-2		

EXPOSED PAD VARIATIONS									
PKG.	D2 E2								
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
T1655-1	3.00	3.10	3.20	3.00	3.10	3.20			
T2055-2	3.00	3.10	3.20	3.00	3.10	3.20			
T2855-1	3.15	3.25	3.35	3.15	3.25	3.35			
T2855-2	2.60	2.70	2.80	2.60	2.70	2.80			
T3255-2	3.00	3.10	3.20	3.00	3.10	3.20			

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- A THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- ⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- (S) COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220.
- 10. WARPAGE SHALL NOT EXCEED 0.10 mm.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com