




# N-Channel Enhancement-Mode MOS Transistor

**2N7002**


## DESCRIPTION

Calogic's 2N7002 device type is a vertical DMOS FET transistor housed in a surface mount SOT-23 for micro-assembly applications. The device is an excellent choice for switching applications where breakdown ( $V_{BR}$ ) and low on-resistance are important.

## PIN CONFIGURATION



CD5



## PRODUCT SUMMARY

$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ ( $\Omega$ )	$I_D$ (A)
60	7.5	0.115

## ORDERING INFORMATION

Part	Package	Temperature Range
2N7002	Plastic SOT-23 Package	-55°C to +150°C
X2N7002	Sorted Chips in Carriers	-55°C to +150°C

## PRODUCT MARKING

2N7002	V02
--------	-----

2N7002



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified)**

SYMBOL	PARAMETERS	LIMITS	UNITS	TEST CONDITIONS
V <sub>DS</sub>	Drain-Source Voltage	60	V	T <sub>A</sub> = 25°C
V <sub>GS</sub>	Gate-Source Voltage	±40		T <sub>A</sub> = 100°C
I <sub>D</sub>	Continuous Drain Current	0.115	A	T <sub>A</sub> = 25°C
		0.073		T <sub>A</sub> = 100°C
I <sub>DM</sub>	Pulsed Drain Current <sup>1</sup>	0.8	mW	T <sub>A</sub> = 25°C
P <sub>D</sub>	Power Dissipation	200		
		80		T <sub>A</sub> = 100°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	°C	
T <sub>stg</sub>	Storage Temperature Range	-55 to 150		
T <sub>L</sub>	Lead Temperature (1/16" from case for 10 sec.)	300		

**THERMAL RESISTANCE RATINGS**

SYMBOL	THERMAL RESISTANCE	LIMITS	UNITS
R <sub>thJA</sub>	Junction-to-Ambient	625	K/W

NOTE: 1. Pulse width limited by maximum junction temperature.

**SPECIFICATIONS<sup>1</sup>**

SYMBOL	PARAMETER	MIN	TYP <sup>2</sup>	MAX	UNIT	TEST CONDITIONS
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	60	70		V	I <sub>D</sub> = 10µA, V <sub>GS</sub> = 0V
V <sub>GS(th)</sub>	Gate-Threshold Voltage	1	1.9	2.5		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 0.25mA
I <sub>GSS</sub>	Gate-Body Leakage			±100	nA	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			1	µA	V <sub>DS</sub> = 60V, V <sub>GS</sub> = 0V
				500		T <sub>C</sub> = 125°C
I <sub>D(ON)</sub>	On-State Drain Current <sup>3</sup>	500	1000		mA	V <sub>DS</sub> = ≥2V <sub>DSS(ON)</sub> , V <sub>GS</sub> = 10V
r <sub>DSS(ON)</sub>	Drain-Source On-Resistance <sup>3</sup>		5	7.5	Ω	V <sub>GS</sub> = 5V, I <sub>D</sub> = 50mA
			9	13.5		T <sub>C</sub> = 125°C
			2.5	7.5		V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5A
			4.4	13.5		T <sub>C</sub> = 125°C
V <sub>DSS(ON)</sub>	Drain-Source On-Voltage <sup>3</sup>		0.25	0.375	V	V <sub>GS</sub> = 5V, I <sub>D</sub> = 50mA
			1.25	3.75		V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5A
			2.2	6.75		T <sub>C</sub> = 125°C <sup>4</sup>
g <sub>FS</sub>	Forward Transconductance <sup>3</sup>	80	170		mS	V <sub>DS</sub> = 10V, I <sub>D</sub> = 0.2A
g <sub>OS</sub>	Common Source Output Conductance <sup>3, 4</sup>		500		µS	V <sub>DS</sub> = 5V, I <sub>D</sub> = 50mA
<b>DYNAMIC</b>						
C <sub>iss</sub>	Input Capacitance		16	50	pF	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz
C <sub>oss</sub>	Output Capacitance <sup>4</sup>		11	25		
C <sub>rss</sub>	Reverse Transfer Capacitance		2	5		
<b>SWITCHING</b>						
t <sub>ON</sub>	Turn-On Time		7	20	nS	V <sub>DD</sub> = 30V, R <sub>L</sub> = 150Ω, I <sub>D</sub> = 0.2A V <sub>GEN</sub> = 10V, R <sub>G</sub> = 25Ω (Switching time is essentially independent of operating temperature)
t <sub>OFF</sub>	Turn-Off Time		7	20		

NOTES: 1. T<sub>A</sub> = 25°C unless otherwise specified.

2. For design aid only, not subject to production testing.

3. Pulse test; PW = ≤80µS, duty cycle ≤1%.

4. This parameter not registered with JEDEC.