19-2217: Rev 1: 2/03

# 

# +5V, Fail-Safe, 20Mbps, Profibus RS-485/ **RS-422 Transceivers**

## **General Description**

The MAX3460-MAX3464 are high-speed differential bus transceivers for RS-485 and RS-422 communications. They are designed to meet TIA/EIA-422-B, TIA/EIA-485-A, V.11, and X.27 standards. The transceiver complies with the Profibus specification providing +2.1V output level with a  $54\Omega$  load, 20Mbps data rate, and output skew less than 2ns. Each part contains one three-state differential line driver and one differential input line receiver. The devices operate from a +5V supply and feature true fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This enables all receiver outputs on a terminated bus to output logic highs when all transmitters are disabled.

All devices feature a 1/4 standard unit load receiver input impedance that allows 128 transceivers on the bus. Driver and receiver propagation delays are guaranteed under 20ns for multidrop, clock distribution applications. Drivers are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry. The driver and receiver feature active-high and active-low enables, respectively, that can be connected together externally to serve as a direction control.

#### **Applications**

High-Speed RS-485 Communications High-Speed RS-422 Communications Level Translators Industrial-Control Local Area Networks Profibus Applications

#### **Features**

- ♦ Recommended for Profibus Applications
- ♦ Guaranteed 20Mbps Data Rate
- ♦ 20ns Transmitter and Receiver Propagation Delay
- ♦ 2ns Transmitter and Receiver Skew
- ♦ High Differential Driver Output Level (2.1V on 54Ω)
- ♦ Hot-Swap Versions
- ♦ 1µA Shutdown Supply Current
- **♦ Low Supply Current Requirements (2.5mA typ)**
- ♦ Allow Up to 128 Transceivers on the Bus
- ◆ True Fail-Safe Receiver while Maintaining EIA/TIA-485 Compatibility
- ♦ Designed for Multipoint Transmissions on Long or Noisy Bus Lines
- ♦ Full Duplex and Half Duplex Versions Available
- ♦ Phase Controls to Correct for Twisted-Pair **Reversal for 14-Pin Versions**
- ♦ Current-Limiting and Thermal Shutdown for **Driver Overload Protection**

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX3460CSD	0°C to +70°C	14 SO
MAX3460CPD	0°C to +70°C	14 Plastic DIP
MAX3460ESD	-40°C to +85°C	14 SO
MAX3460EPD	-40°C to +85°C	14 Plastic DIP

Ordering Information continued at end of data sheet.

Pin Configurations appear at end of data sheet.

#### **Selector Guide**

PART NUMBER	HALF/FULL DUPLEX	RECEIVER/ DRIVER ENABLE	LOW- POWER SHUTDOWN	HOT SWAP	RECEIVER/ DRIVER PHASE SELECT	INDEPENDENT SHDN PIN	PIN COUNT
MAX3460	Full	Yes	Yes	Yes	Yes	Yes	14
MAX3461	Full	Yes	Yes	No	Yes	Yes	14
MAX3462	Full	No	No	No	No	No	8
MAX3463	Half	Yes	Yes	Yes	No	No	8
MAX3464	Half	Yes	Yes	No	No	No	8

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (VCC) to GND	0.3V to +6V
Control Input Voltage (RE, DE, DI, SHDN,	TXP, RXP)
to GND	$0.3V$ to $(V_{CC} + 0.3V)$
Driver Output Voltage (Y, Z) to GND	8V to +13V
Receiver Input Voltage (A, B) to GND	8V to +13V
Differential Driver Output Voltage (Y - Z)	±8V
Differential Receiver Input (A - B)	±8V
Receiver Output Voltage (RO) to GND	$0.3V$ to $(V_{CC} + 0.3V)$
Output Driver Current (Y, Z)	±250mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
8-Pin SO (derate 5.88mW/°C above +70°C	C)471mW
8-Pin DIP (derate 9.09mW/°C above +70°C	C)727mW
14-Pin SO (derate 8.33mW/°C above +70°	°C)667mW
14-Pin DIP (derate 10mW/°C above +70°C	C)800mW
Operating Temperature Range	
MAX346_C	0°C to +70°C
MAX346_E	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDIT	CONDITIONS		TYP	MAX	UNITS
Power-Supply Range	Vcc			4.75		5.25	V
DRIVER							
Differential Driver Output (no load)	V <sub>OD</sub>	Figure 5, R = ∞				Vcc	V
Differential Driver Output	V <sub>OD</sub>	Figure 5, $R = 27\Omega$		2.1			V
Change in Magnitude of Differential Output Voltage	ΔV <sub>OD</sub>	Figure 5, R = $50\Omega$ or 27 (Note 2)	Ώ			0.2	V
Driver Common-Mode Output Voltage	Voc	Figure 5, $R = 50\Omega$ or 27	′Ω			3	V
Change in Magnitude of Common-Mode Voltage	ΔV <sub>OC</sub>	Figure 5, R = $50\Omega$ or 27 (Note 2)	′Ω			0.2	V
Input High Voltage	VIH	DE, DI, RE, SHDN		2.0			V
Input Low Voltage	V <sub>IL</sub>	DE, DI, RE, SHDN				0.8	V
Input Hysteresis	V <sub>H</sub> YS	DE, DI, RE, SHDN			50		mV
Output Leakage (Y and Z) Full	lo.	$DE = GND, V_{CC} = V_{IN} = +12V$				+125	μA
Duplex	I <sub>O</sub>	GND or +5.25V	$V_{IN} = -7V$	-100			μΑ
Input Current	I <sub>IN</sub>	DI, RE, DE, SHDN				±1	μΑ
Pulldown Current		$RXP = TXP = V_{CC}$		5	15	30	μΑ
Driver Short-Circuit Output	loop	0 ≤ V <sub>OUT</sub> ≤ 12V, output	low			+250	mA
Current (Note 3)	losp	-7V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , outp	out high	-250			
Driver Short-Circuit Foldback	losed	$(V_{CC} - 1V) \le V_{OUT} \le 12$	$(V_{CC} - 1V) \le V_{OUT} \le 12V$ , output low				mA
Output Current (Note 3)	IOSFD	-7V ≤ V <sub>OUT</sub> ≤ 1V, output high				-25	IIIA
Thermal Shutdown Threshold					140		°C
RECEIVER							
Differential Input Capacitance	C <sub>A, B</sub>				8		pF
Input Current (A and B) Full Duplex	I <sub>A, B</sub>	DE = GND, $V_{CC}$ = GND or 5.25V	$V_{IN} = +12V$ $V_{IN} = -7V$	-200		250	μA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V		-200	-125	-50	mV

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Receiver Input Hysteresis	$\Delta V_{TH}$	$V_A + V_B = 0$		20		mV
Receiver Output High Voltage	VoH	$I_O = -4mA$ , $V_A - V_B = V_{TH}$	V <sub>CC</sub> - 1.5			V
Receiver Output Low Voltage	V <sub>OL</sub>	$I_O = 4mA$ , $V_B - V_A = V_{TH}$			0.4	V
Three-State Output Current at Receiver	Iozr	0 < V0 < VCC			±1	μΑ
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V	48			kΩ
Receiver Output Short-Circuit Current	IOSR	0 ≤ V <sub>RO</sub> ≤ V <sub>CC</sub>	±7		±95	mA
SUPPLY CURRENT			· ·			
Normal Operation (static condition)	IQ	No load, DI = V <sub>CC</sub> or DI = GND		2.5	4	mA
Supply Current in SHDN	ISHDN	DE = GND and $\overline{RE}$ = V <sub>CC</sub> , or SHDN = V <sub>CC</sub>		1	10	μΑ
SWITCHING CHARACTERISTICS						
Driver Propagation Delay	tplh tphl	Figures 6 and 7, $R_{DIFF} = 54\Omega$ , $C_L = 50pF$			20	ns
Driver Differential Output Rise or	t <sub>R</sub>	Figures 6 and 7, $R_{DIFF} = 54\Omega$ ,				
Fall Time	tF	$C_L = 50pF$			20	ns
Driver Output Skew ltpLH - tpHLl	tskew	Figures 6 and 7, $R_{DIFF} = 54\Omega$ , $C_L = 50pF$ , $TXP = GND$ or floating			2	ns
Maximum Data Rate			20			Mbps
Driver Enable to Output High	tzH	Figures 8 and 9, S2 closed, $R_L = 500\Omega$ , $C_L = 50pF$			100	ns
Driver Enable to Output Low	t <sub>ZL</sub>	Figures 8 and 9, S1 closed, $R_L = 500\Omega$ , $C_L = 50pF$			100	ns
Driver Disable Time from Low	tLZ	Figures 8 and 9, S1 closed, $R_L = 500\Omega$ , $C_L = 50 pF$			100	ns
Driver Disable Time from High	tHZ	Figures 8 and 9, S2 closed, $R_L = 500\Omega$ , $C_L = 50 pF$			100	ns
Desciver Presenties Delev	tplH	Figure 10 Ct. 15pF (Note 4)			00	
Receiver Propagation Delay	tPHL	Figure 10, C <sub>L</sub> = 15pF (Note 4)			20	ns
Receiver Output Skew ItpLH - tpHLI	tskew	Figure 10, $C_L = 15pF$ , RXP = GND or floating (Note 4)			2	ns
Receiver Enable to Output Low	tzL	Figures 8 and 11, $R_L = 1k\Omega$ , $C_L = 15pF$ , S1 closed (Note 4)			100	ns
Receiver Enable to Output High	tzH	Figures 8 and 11, $R_L = 1k\Omega$ , $C_L = 15pF$ , S2 closed (Note 4)			100	ns
Receiver Disable Time from Low	tLZ	Figures 8 and 11, $R_L = 1k\Omega$ , $C_L = 15pF$ , S1 closed (Note 4)			100	ns
Receiver Disable Time from High	tHZ	Figures 8 and 11, $R_L = 1k\Omega$ , $C_L = 15pF$ , S2 closed (Note 4)			100	ns



## **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time to Shutdown	tshdn	(Note 5)	50		800	ns
Driver Enable from Shutdown to Output High	<sup>t</sup> ZH (SHDN)	Figures 8 and 9, $R_L = 500\Omega$ , $C_L = 50pF$ , S2 closed (Note 5)			4	μs
Driver Enable from Shutdown to Output Low	tZL (SHDN)	Figures 8 and 9, $R_L = 500\Omega$ , $C_L = 50pF$ , S1 closed (Note 5)			4	μs
Receiver Enable from Shutdown to Output High	tzh (SHDN)	Figures 8 and 11, $R_L = 1k\Omega$ , $C_L = 15pF$ , S2 closed (Notes 4, 5)			4	μs
Receiver Enable from Shutdown to Output Low	tZL (SHDN)	Figures 8 and 11, $R_L = 1k\Omega$ , $C_L = 15pF$ , S1 closed (Notes 4, 5)			4	μs


- **Note 1:** All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.
- Note 2:  $\Delta V_{OD}$  and  $\Delta V_{OC}$  are the changes in  $V_{OD}$  and  $V_{OC}$ , respectively, when the DI input changes state.
- **Note 3:** The short-circuit output current applies to peak current just prior to foldback-current limiting; the short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.
- Note 4: Capacitive load includes test probe and fixture capacitance.
- Note 5: Shutdown is enabled by bringing RE high and DE low or by bringing SHDN high. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 800ns, the device is guaranteed to have entered shutdown.

## Typical Operating Characteristics

 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 











## **Typical Operating Characteristics (continued)**


 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

























## **Typical Operating Characteristics (continued)**

 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 





## Pin Description

	PIN			
MAX3460/ MAX3461	MAX3462	MAX3463/ MAX3464	NAME	FUNCTION
FULL DUPLEX HALF DUPLEX				
1	_	_	SHDN	Shutdown. Drive SHDN high to enter low-power shutdown mode.
2	2	1	RO	Receiver Output. When $\overline{RE}$ is low and $(A - B) \ge -50 \text{mV}$ , RO is high; if $(A - B) \le -200 \text{mV}$ , RO is low.
3	_	2	RE	Receiver Output Enable. Drive $\overline{\text{RE}}$ low to enable RO; RO is high impedance when $\overline{\text{RE}}$ is high. Drive $\overline{\text{RE}}$ high and DE low to enter low-power shutdown mode
4	_	3	DE	Driver Output Enable. Drive DE high to enable driver output. These outputs are high impedance when DE is low. Drive RE high and DE low to enter low-power shutdown mode.
5	3	4	DI	Driver Input. With DE high, a low on DI forces the noninverting output low and the inverting output high. Similarly, a high on DI forces the noninverting output high and the inverting output low.
6, 7	4	5	GND	Ground
8	_	_	TXP	Transmitter Phase. Connect TXP to GND, or leave unconnected for normal transmitter phase/polarity. Connect TXP to V <sub>CC</sub> to invert the transmitter phase/polarity. TXP has an internal 15µA pulldown.
9	5	_	Υ	Noninverting Driver Output
10	6	_	Z	Inverting Driver Output
11	7	_	В	Inverting Receiver Input
12	8		Α	Noninverting Receiver Input
13	_	_	RXP	Receiver Phase. Connect RXP to GND, or leave unconnected for normal receiver phase/polarity. Connect RXP to V <sub>CC</sub> to invert the receiver phase/polarity. RXP has an internal 15µA pulldown.
14	1	8	Vcc	Positive Supply: $+4.75V \le V_{CC} \le +5.25V$ . Bypass $V_{CC}$ to GND with a $0.1\mu F$ capacitor.
		7	В	Inverting Receiver Input and Inverting Driver Output
	_	6	Α	Noninverting Receiver Input and Noninverting Driver Output

## **Function Tables**

#### MAX3460/MAX3461

1

0

TRANSMITTING							
	INPUTS					OUTF	PUTS
RE	DE	DI	SHI	DN	Z		Υ
Х	1	1	C	)	C	)	1
X	1	0	C	)	1		0
0	0	X	C	)	Hig	h-Z	High-Z
1	0	X X Shutdowr			down		
Х	X	Х	1		Shutdown		
		RECE	IVING	ì			
	II.	NPUTS				0	UTPUT
RE	DE	A-B	A-B S		DN		RO
0	Χ	≥ -0.05V		(	)		1
0	Χ	≤ -0.2V		(	)		0
0	Χ	Open/Shorted		(	)		1

Χ

0

Χ

High-Z

Shutdown Shutdown

## **MAX3462**

TRANSMITTING				
INPUT	OUTPUTS			
DI	Z Y			
1	0	1		
0	1	0		
	RECEIVING			
INPUTS	OUT	PUT		
A-B	R	0		
≥ -0.05V	1			
≤ -0.2V	0			
Open/Shorted	1			

#### MAX3463/MAX3464

	TRANSMITTING						
	INPUTS		OUT	PUTS			
RE	DE	DI	В	Α			
Х	1	1	0	1			
Х	1	0	1	0			
0	0	Χ	High-Z	High-Z			
1	0	Χ	X Shuto				
		RECE	IVING				
	ll.	NPUTS		OUTPUT			
RE	DE		A-B	RO			
0	Χ	≥	-0.05V	1			
0	Χ	≤-0.2V		0			
0	Χ	Open/Shorted		1			
1	1	X		High-Z			
1	0		Χ	Shutdown			

## Pin Configurations and Typical Operating Circuit




Figure 1. MAX3460/MAX3461 Pin Configuration and Typical Full-Duplex Operating Circuit




Figure 2. MAX3462 Pin Configuration and Typical Full-Duplex Operating Circuit




Figure 3. MAX3463/MAX3464 Pin Configuration and Typical Full-Duplex Operating Circuit

## **Detailed Description**

The MAX3460–MAX3464 high-speed transceivers for RS-485/RS-422 communication contain one driver and one receiver. These devices feature true fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the *True Fail-Safe* section). The MAX3460–MAX3464's driver slew rates allow transmit speeds up to 20Mbps.

The MAX3463 and MAX3464 are half-duplex transceivers, while the MAX3460, MAX3461, and MAX3462 are full-duplex transceivers. All of these parts operate from a single +5V supply. Drivers are output short-circuit current limited. Thermal shutdown circuitry protects drivers against excessive power dissipation. When activated, the thermal shutdown circuitry places the driver outputs into a high-impedance state. The MAX3460 and MAX3463 devices have a hot-swap input structure that prevents disturbances on the differential signal lines when a circuit board is plugged into a "hot" backplane (see *Hot Swap* section). All devices have output levels that are compatible with Profibus standards.

#### True Fail-Safe

The MAX3460–MAX3464 guarantee a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver threshold between -50mV and -200mV. If the differential receiver input voltage (A - B) is greater than or equal to -50mV, RO is logic high. If A - B is less than or equal to -200mV, RO is logic low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0V by the termination. With the receiver thresholds of the MAX3460–MAX3464, this results in a logic high with a 50mV minimum noise margin. Unlike previous true fail-safe devices, the -50mV to -200mV threshold complies with the ±200mV EIA/TIA-485 standard.

## **Hot-Swap Capability**

#### Hot-Swap Inputs

When circuit boards are inserted into a "hot" or powered backplane, disturbances to the enable and differential receiver inputs can lead to data errors. Upon initial circuit board insertion, the processor undergoes its power-up sequence. During this period, the output drivers are high impedance and are unable to drive the DE input of the MAX3460/MAX3463 to a defined logic

level. Leakage currents up to  $10\mu A$  from the high-impedance output could cause DE to drift to an incorrect logic state. Additionally, parasitic circuit board capacitance could cause coupling of VCC or GND to DE. These factors could improperly enable the driver.

When  $V_{CC}$  rises, an internal pulldown circuit holds DE low for around 15 $\mu$ s. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

#### Hot-Swap Input Circuitry

The MAX3460/MAX3463 enable inputs feature hot-swap capability. At the input there are two NMOS devices, M1 and M2 (Figure 4). When VCC ramps from 0, an internal 15µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 2mA current sink, and M1, a 100µA current sink, pull DE to GND through a  $5.6k\Omega$  resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that can drive DE high. After 15µs, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off. DE reverts to a standard, high-impedance CMOS input. Whenever VCC drops below 1V, the hot-swap input is reset.

For  $\overline{RE}$  there is a complimentary circuit employing two PMOS devices pulling  $\overline{RE}$  to  $V_{CC}$ .




Figure 4. Simplified Structure of the Driver Enable Pin (DE)

# +5V, Fail-Safe, 20Mbps, Profibus RS-485/




Figure 5. Driver DC Test Load




Figure 6. Driver Timing Test Circuit




Figure 7. Driver Propagation Delays




Figure 8. Enable/Disable Timing Test Load




Figure 9. Driver Enable and Disable Times




Figure 10. Receiver Propagation Delays




Figure 11. Receiver Enable and Disable Times




Figure 12. Receiver Propagation Delay Test Circuit

## **Applications Information**

#### 128 Transceivers on the Bus

The standard RS-485 receiver input impedance is  $12k\Omega$  (one-unit load), and the standard driver can drive up to 32 unit loads. The MAX3460–MAX3464 family of transceivers has a 1/4-unit-load receiver input impedance (48k $\Omega$ ), allowing up to 128 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit loads or less can be connected to the line.

# Low-Power Shutdown Mode (except MAX3462)

Low-power shutdown mode is initiated by bringing SHDN high (MAX3460/MAX3461), or both  $\overline{RE}$  high and DE low. In shutdown, the devices typically draw only 1µA of supply current.  $\overline{RE}$  and DE can be driven simultaneously; the parts are guaranteed not to enter shutdown if  $\overline{RE}$  is high and DE is low for less than 50ns. If the inputs are in this state for at least 800ns, the parts are guaranteed to enter shutdown.

#### **Driver Output Protection**

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see *Typical Operating Characteristics*). The second, a thermal shutdown circuit, forces the driver outputs into a

high-impedance state if the die temperature exceeds  $+140^{\circ}\text{C}$ .

#### **Propagation Delay**

Many digital encoding schemes depend on the difference between the driver and receiver propagation delay times. Typical propagation delays are shown in the *Typical Operating Characteristics*. The difference in receiver delay times, Itp<sub>LH</sub> - tp<sub>HL</sub>I, is a maximum of 2ns. The driver skew time Itp<sub>LH</sub> - tp<sub>HL</sub>I is also a maximum of 2ns.

#### **Typical Applications**

The MAX3460–MAX3464 transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figures 13 and 14 show typical network applications circuits. To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.

#### **Profibus Termination**

The MAX3460-MAX3464 are designed for driving Profibus termination networks. With a worst-case loading of two termination networks with  $220\Omega$  termination impedance and  $390\Omega$  pullups and pulldowns, the drivers can drive V<sub>A-B</sub>> 2.1V output.

## **Chip Information**

TRANSISTOR COUNT: 610 PROCESS: BICMOS

## \_Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX3461CSD	0°C to +70°C	14 SO
MAX3461CPD	0°C to +70°C	14 Plastic DIP
MAX3461ESD	-40°C to +85°C	14 SO
MAX3461EPD	-40°C to +85°C	14 Plastic DIP
MAX3462CSA	0°C to +70°C	8 SO
MAX3462CPA	0°C to +70°C	8 Plastic DIP
MAX3462ESA	-40°C to +85°C	8 SO
MAX3462EPA	-40°C to +85°C	8 Plastic DIP
MAX3463CSA	0°C to +70°C	8 SO
MAX3463CPA	0°C to +70°C	8 Plastic DIP
MAX3463ESA	-40°C to +85°C	8 SO
MAX3463EPA	-40°C to +85°C	8 Plastic DIP
MAX3464CSA	0°C to +70°C	8 SO
MAX3464CPA	0°C to +70°C	8 Plastic DIP
MAX3464ESA	-40°C to +85°C	8 SO
MAX3464EPA	-40°C to +85°C	8 Plastic DIP




Figure 13. Typical Half-Duplex RS-485 Network





Figure 14. Typical Full-Duplex RS-485 Network


## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

4 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600