

+3.3V, 622Mbps, SDH/SONET 1:4 Deseria<mark>lizer with LV</mark>DS Outputs

General Description

The MAX3681 deserializer is ideal for converting 622Mbps serial data to 4-bit-wide, 155Mbps parallel data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts PECL serial clock and data inputs, and delivers low-voltage differential-signal (LVDS) clock and data outputs for interfacing with high-speed digital circuitry. It also provides an LVDS synchronization input that enables data realignment and reframing

The MAX3681 is available in the extended-industrial temperature range (-40°C to +85°C), in a 24-pin SSOP package.

Applications

622Mbps SDH/SONET Transmission Systems 622Mbps ATM/SONET Access Nodes Add/Drop Multiplexers **Digital Cross Connects**

Features


- ♦ Single +3.3V Supply
- ♦ 622Mbps Serial to 155Mbps Parallel Conversion
- ♦ 265mW Power
- ♦ LVDS Data Outputs and Synchronization Inputs
- ♦ Synchronization Input for Data Realignment and Reframing
- ♦ Differential 3.3V PECL Clock and Data Inputs

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
|------------|----------------|-------------|
| MAX3681EAG | -40°C to +85°C | 24 SSOP |

Pin Configuration appears at end of data sheet.

Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800

ABSOLUTE MAXIMUM RATINGS

| Terminal Voltage (with respect to GND) | Continuous Power Dissipation (T _A = +85°C) |
|--|---|
| V _{CC} 0.5V to 5V | SSOP (derate 8.00mW/°C above +85°C)520mW |
| PECL Inputs (SD+/-, SCLK+/-)VCC + 0.5V | Operating Temperature Range40°C to +85°C |
| LVDS Inputs (SYNC+/-)V _{CC} + 0.5V | Storage Temperature Range65°C to +160°C |
| Output Current, LVDS Outputs (PCLK+/-, PD_+/-)10mA | Lead Temperature (soldering, 10sec)+300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC}=+3.0V\ to +3.6V, differential\ loads=100\Omega,\ T_A=-40^{\circ}C\ to +85^{\circ}C, unless\ otherwise\ noted.$ Typical values are at $V_{CC}=+3.3V,\ T_A=+25^{\circ}C.)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-------------------|---|------------------------|-----|------------------------|-------|
| Supply Current | Icc | | 55 | 80 | 120 | mA |
| PECL INPUTS (SD+/-, SCLK+/-) | • | | • | | • | |
| Input High Voltage | V _{IH} | | V _{CC} - 1.16 | | V _{CC} - 0.88 | V |
| Input Low Voltage | V _{IL} | | V _{CC} - 1.81 | | V _{CC} - 1.48 | V |
| Input High Current | Iн | VIN = VIH(MAX) | -10 | | 10 | μΑ |
| Input Low Current | I _I L | V _{IN} = V _{IL} (MAX) | -10 | | 10 | μΑ |
| LVDS INPUTS AND OUTPUTS (SYN | C+/-, PCLK+ | +/-, PD_+/-) | | | | |
| Input Voltage Range | VI | Differential input voltage = 100mV | 0 | | 2.4 | V |
| Differential Input Threshold | VIDTH | Common-mode voltage = 50mV | -100 | | 100 | mV |
| Threshold Hysteresis | V _{HYST} | | | 70 | | mV |
| Differential Input Resistance | R _{IN} | | 85 | 100 | 115 | Ω |
| Output High Voltage | Voн | | | | 1.475 | V |
| Output Low Voltage | Vol | | 0.925 | | | V |
| Differential Output Voltage | Vod | | 250 | | 400 | mV |
| Change in Magnitude of Differential Output Voltage for Complementary States | ΔV _{OD} | | | | 25 | mV |
| Output Offset Voltage | Vos | $T_A = +25^{\circ}C$ | 1.125 | | 1.275 | V |
| Change in Magnitude of Output Offset Voltage for Complementary States | ΔV _{OS} | | | | 25 | mV |
| Single-Ended Output Resistance | Ro | | 40 | 70 | 140 | Ω |
| Change in Magnitude of Single- Ended Output Resistance for Complementary States | ΔRo | | | ±1 | ±10 | % |

AC ELECTRICAL CHARACTERISTICS


 $(V_{CC} = +3.0V \text{ to } +3.6V, \text{ differential loads} = 100\Omega, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------------|--------------------|------------|-----|-----|-----|-------|
| Maximum Serial Clock Frequency | fsclk | | 622 | | | MHz |
| Serial Data Setup Time | tsu | | 800 | | | ps |
| Serial Data Hold Time | t _H | | 50 | | | ps |
| Parallel Clock to Data Output Delay | t _{CLK-Q} | | 200 | 550 | 900 | ps |

Note 1: AC Characteristics guaranteed by design and characterization.

Typical Operating Characteristics

 $(V_{CC} = +3.0V \text{ to } +3.6V, \text{ differential loads} = 100\Omega, \text{ unless otherwise noted.})$



Pin Description

| PIN | NAME | FUNCTION | |
|----------------|-----------------|--|--|
| 1, 2, 5, 8, 12 | V _{CC} | +3.3V Supply Voltage | |
| 3 | SD+ | Noninverting PECL Serial Data Input. Data is clocked on the SCLK signal's positive transition. | |
| 4 | SD- | Inverting PECL Serial Data Input. Data is clocked on the SCLK signal's positive transition. | |
| 6 | SCLK+ | Noninverting PECL Serial Clock Input | |
| 7 | SCLK- | Inverting PECL Serial Clock Input | |
| 9, 15, 22 | GND | Ground | |
| 10 | SYNC+ | Noninverting LVDS Synchronizing Pulse Input. Pulse the SYNC signal high for at least two SCLK periods to shift the data alignment by dropping one bit. | |
| 11 | SYNC- | Inverting LVDS Synchronizing Pulse Input. Pulse the SYNC signal high for at least two SCLK periods to shift the data alignment by dropping one bit. | |
| 13 | PCLK- | Inverting LVDS Parallel Clock Output | |
| 14 | PCLK+ | Noninverting LVDS Parallel Clock Output | |
| 16, 18, 20, 23 | PD0- to PD3- | Inverting LVDS Parallel Data Outputs. Data is updated on the positive transition of the PCLK sign See Figure 2 for the relationship between serial-data-bit position and output-data-bit assignment | |
| 17, 19, 21, 24 | PD0+ to PD3+ | Noninverting LVDS Parallel Data Outputs. Data is updated on the positive transition of the PCLK signs See Figure 2 for the relationship between serial-data-bit position and output-data-bit assignment. | |

Detailed Description

The MAX3681 deserializer uses a 4-bit shift register, 4-bit parallel output register, 2-bit counter, PECL input buffers, and low-voltage differential-signal (LVDS) input/output buffers to convert 622Mbps serial data to 4-bit-wide, 155Mbps parallel data (Figure 1).

The input shift register continuously clocks incoming data on the positive transition of the serial clock (SCLK) input signal. The 2-bit counter generates a parallel output clock (PCLK) by dividing down the serial clock frequency. The PCLK signal is used to clock the parallel output register. During normal operation, the counter divides the SCLK frequency by four, causing the output register to latch every four bits of incoming serial data.

The synchronization inputs (SYNC+, SYNC-) are used for data realignment and reframing. When the SYNC signal is pulsed high for at least two SCLK cycles, the parallel output data is delayed by one SCLK cycle. This realignment is guaranteed to occur within two PCLK cycles of the SYNC signal's positive transition. As a result, the first incoming bit of data during that PCLK cycle is dropped, shifting the alignment between PCLK and data by one bit.

See Figure 2 for the functional timing diagram and Figure 3 for the timing parameters diagram.




Figure 1. Functional Diagram




Figure 2. Functional Timing Diagram




Figure 3. Timing Parameters

Low-Voltage Differential-Signal (LVDS) Inputs and Outputs

The MAX3681 features LVDS inputs and outputs for interfacing with high-speed digital circuitry. The LVDS standard is based on the IEEE 1596.3 LVDS specification. This technology uses 250mVp-p to 400mVp-p, differential low-voltage swings to achieve fast transition times, minimized power dissipation, and noise immunity.

The parallel clock and data LVDS outputs (PCLK+, PCLK-, PD_+, PD_-) require 100Ω differential DC termination between the inverting and noninverting outputs for proper operation. Do not terminate these outputs to ground.

The synchronization LVDS inputs (SYNC+, SYNC-) are internally terminated with 100Ω of differential input resistance, and therefore do not require external termination.

PECL Inputs

The serial data and clock PECL inputs (SD+, SD-, SCLK+, SCLK-) require 50Ω termination to (V_{CC} - 2V) when interfacing with a PECL source (see the Alternative PECL Input Termination section).

_Applications Information

Alternative PECL Input Termination

Figure 4 shows alternative PECL input-termination methods. Use Thevenin-equivalent termination when a (V_{CC} - 2V) termination voltage is not available. If AC coupling is necessary, such as when interfacing with an ECL-output device, use the ECL AC-coupling termination.

Layout Techniques

For best performance, use good high-frequency layout techniques. Filter voltage supplies and keep ground connections short. Use multiple vias where possible. Also, use controlled impedance transmission lines to interface with the MAX3681 data inputs and outputs.






Figure 4. Alternative PECL Input Termination



_Chip Information

TRANSISTOR COUNT: 724

_Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.