

May 2002

Revised June 2002

AIRCHIL

SEMICONDUCTOR

FSTU32X384 20-Bit Low Power Bus Switch with -2V Undershoot Protection

General Description


The Fairchild Switch FSTU32X384 provides 20 bits of highspeed CMOS TTL-compatible bus switches. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device is organized as four 5-bit switches with separate bus enable (OE) signals. When OE is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC[™]) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on.


Features

- **4**Ω switch connection between two ports
- Minimal propagation delay through the switch
- Ultra low power with < 0.1 μ A typical I_{CC}
- Zero ground bounce in flow-through mode
- Control inputs compatible with TTL level
- See Application Note AN-5008 for details on FSTU - Undershoot Protected Fairchild Switch Family

Ordering Code:



Logic Diagram



UHC™ is a trademark of Fairchild Semiconductor Corporation



FSTU32X384

Pin Descriptions

Description
Bus Switch Enable
Bus A
Bus B

Truth Table

Inputs	Inputs/Outputs
DE x	А, В
L	A = B
н	Z

Connection Diagram

OE1		48	v _{cc}
во —	2	47	— B ₁₉
A0	3	46	- A ₁₉
A1 —	4	45	- A ₁₈
B1 —	5	44	— ^В 18
B2	6	43	B ₁₇
A2	7	42	- A ₁₇
A3 —	8	41	- A ₁₆
B3 —	9	40	- ^B 16
в ₄ —	10	39	B ₁₅
A4	11	38	A ₁₅
GND —	12	37	OE ₂
ŌE ₃	13	36	_ v _{cc}
^B 5 —	14	35	B ₁₄
A5	15	34	- A ₁₄
A ₆	16	33	- A ₁₃
B ₆	17	32	B ₁₃
B7	18	31	B ₁₂
A7	19	30	- A12
A ₈	20	29	- A ₁₁
B ₈ —	21	28	B ₁₁
B9	22	27	- ^B 10
A9 —	23	26	- A10
GND 🗕	24	25	
			I

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0$	/ _50 mA
DC Output (I _{OUT}) Sink Current	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	± 100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating Conditions (Note 3)

Power Supply Operating (V _{CC})	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

		V_{CC} $T_A = -40^{\circ}C \text{ to } +85^{\circ}$			35°C			
Symbol	Parameter	(V)	Min	Typ (Note 4)	Мах	Units	Condition	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} =-18mA	
V _{IH}	HIGH Level Input Voltage	4.0 - 5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0 - 5.5			0.8	V		
I _I	Input Leakage Current	5.5			±1.0		$0 \le V_{IN} \le 5.5V$	
		0			10	μA	V _{IN} = 5.5V	
l _{oz}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$	
R _{ON}	Switch On Resistance	4.5		4	7		V _{IN} = 0V, I _{IN} = 64 mA	
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$	
		4.5		8	15	52	$V_{IN} = 2.4 V$, $I_{IN} = 15 \text{ mA}$	
		4.0		11	20		$V_{IN} = 2.4 V$, $I_{IN} = 15 mA$	
I _{CC}	Quiescent Supply Current (Note 6)	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V	
	(Note 7)						Other Inputs at V_{CC} or GND	
V _{IKU}	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge 50 \text{ mA}$	
				1			<u>OE</u> = 5.5V	

DC Electrical Characteristics

Note 4: All typical values are at V_{CC} = 5.0V, T_A = 25°C.

Note 5: Measured by voltage drop between A and B pin at indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 6: Per V_{CC} pin.

Note 7: Per TTL driven input, control pins only.

FSTU32X384

FSTU32X384

AC Electrical Characteristics

Symbol	bol Parameter	CL	T _A = -40°(= 50 pF, RI	C to +85°C J = RD = 50		Units	Conditions	Figure
		$V_{CC} = 4.5 - 5.5V$ $V_{CC} = 4.0V$		onita	Conditions	Number		
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus (Note 8)		0.25		0.25	ns	V _I = OPEN	Figures 2, 3
t _{PZH} , t _{PZL}	Output Enable Time \overline{OE}_1 , \overline{OE}_2 to A _n , B _n	1.0	5.7		6.2		$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 2, 3
t _{PHZ} , t _{PLZ}	Output Disable Time $\overline{OE}_1, \overline{OE}_2$ to A _n , B _n	1.5	5.2		5.5	ns	$I_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 2, 3

Note 8: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 9)

Symbol	Parameter	Тур	Max	Units	Conditions	
C _{IN}	Control Input Capacitance	3	6	pF	$V_{CC} = 5.0V$	
$C_{I/O}$ (OFF) Input/Output Capacitance 5 13 pF V_{CC} , $\overline{OE} = 5.0V$						
Note 9: Capacitance is characterized but not tested.						

Undershoot Characteristic (Note 10)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OUTU}	Output Voltage During Undershoot	2.5	V _{OH} - 0.3		V	Figure 1
Note 10: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage						

Note 10: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.




FIGURE 1.

Device Test Conditions

Parameter	Value	Units
V _{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V _{TRI}	11.0	V
V _{CC}	5.5	V

Transient Input Voltage (V_{IN}) Waveform

